Patents by Inventor Linchun Wu
Linchun Wu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240107759Abstract: Aspects of the disclosure provide a semiconductor device. The semiconductor device includes a stack of conductive layers and insulating layers stacked alternatingly in a first direction. The stack of conductive layers and insulating layers has a first side and a second side in the first direction. The semiconductor device then includes a semiconductor layer at the first side of the stack of conductive layers and insulating layers, and a first isolation structure extending through, in the first direction, the semiconductor layer and a subset of the stack of conductive layers and insulating layers. The subset of the stack of conductive layers and insulating layers includes a first conductive layer. The first isolation structure separates a first portion of the first conductive layer from a second portion of the first conductive layer.Type: ApplicationFiled: September 23, 2022Publication date: March 28, 2024Applicant: Yangtze Memory Technologies Co., Ltd.Inventors: LinChun WU, CuiCui KONG, ZhiLiang XIA, ZongLiang HUO
-
Publication number: 20240098994Abstract: A three-dimensional (3D) memory device includes a stack structure including interleaved first conductive layers and first dielectric layers, and a channel structure extending through the stack structure along a first direction in contact with a first semiconductor layer at a bottom portion of the channel structure. The channel structure includes a semiconductor channel, and a memory film over the semiconductor channel. The semiconductor channel includes an angled structure, and a first width of the semiconductor channel at the bottom portion of the channel structure below the angled structure is smaller than a second width of the semiconductor channel at an upper portion of the channel structure above the angled structure.Type: ApplicationFiled: November 9, 2022Publication date: March 21, 2024Inventors: Linchun Wu, Shuangshuang Wu, Lei Li, Kun Zhang, Zhiliang Xia, Zongliang Huo
-
Publication number: 20240074181Abstract: A memory device includes a stack structure, channel structures, and a slit structure. The stack structure includes interleaved conductive layers and dielectric layers, and the conductive layers include a plurality of word lines. Each of the channel structures extends vertically through the stack structure. The slit structure extends vertically through the stack structure. An outer region of the stack structure includes a staircase structure, and the interleaved conductive layers and dielectric layers in a bottom portion of the stack structure are wider than the interleaved conductive layers and dielectric layers in a top portion of the stack structure. A first outer width of the slit structure in the bottom portion of the stack structure is greater than a second outer width of the slit structure in the top portion of the stack structure.Type: ApplicationFiled: August 26, 2022Publication date: February 29, 2024Inventors: Linchun Wu, Kun Zhang, Wenxi Zhou, Cuicui Kong, Shuangshuang Wu, Zhiliang Xia, Zongliang Huo
-
Patent number: 11901313Abstract: A three-dimensional (3D) memory device includes a core array region and a staircase region adjacent to the core array region. The core array region includes a memory stack having a plurality of conductor layers and a plurality of dielectric layers stacked alternatingly, a first semiconductor layer disposed over the memory stack, and a channel structure extending through the memory stack and the first semiconductor layer. The staircase region includes a staircase structure, a supporting structure disposed over the staircase structure, and a plurality of contacts contacting the plurality of conductor layers in the staircase structure. The first semiconductor layer overlaps the core array region in a plan view of the 3D memory device and the supporting structure overlaps the staircase region in the plan view of the 3D memory device.Type: GrantFiled: June 1, 2022Date of Patent: February 13, 2024Assignee: YANGTZE MEMORY TECHNOLOGIES CO., LTD.Inventors: Kun Zhang, Linchun Wu, Zhong Zhang, Wenxi Zhou, Zongliang Huo
-
Publication number: 20240015974Abstract: A semiconductor device semiconductor device includes a stack having a first surface and a second surface opposing the first surface. The stack can include word line layers and insulating layers alternating with the word line layers between the first surface and the second surface. The stack can further include a process stop layer between the lower most insulating layer and the second surface. The stack can extend along an X-Y plane having an X direction and a Y direction perpendicular. The semiconductor device can further include a slit structure crossing the stack between the first surface and the second surface in Z direction. In a cross-section perpendicular to the Y direction, distances between the slit structure and the process stop layer at two sides of the slit structure are each larger than distances at either side of the slit structure between the word line layers and the slit structure.Type: ApplicationFiled: July 5, 2022Publication date: January 11, 2024Applicant: Yangtze Memory Technologies Co., LtdInventors: Linchun WU, Kun ZHANG, Wenxi ZHOU, Zhiliang XIA, Zongliang HUO
-
Patent number: 11751394Abstract: Embodiments of 3D memory devices and methods for forming the same are disclosed. In an example, a 3D memory device includes a doped region of a substrate. The doped region includes dopants of a first type. The 3D memory device also includes a semiconductor layer on the doped region. The semiconductor layer includes dopants of a second type. The first type and the second type are different from each other. The 3D memory device also includes a memory stack having interleaved conductive layers and dielectric layers on the semiconductor layer. The 3D memory device further includes a channel structure extending vertically through the memory stack and the semiconductor layer into the doped region, a semiconductor plug extending vertically into the doped region, the semiconductor plug comprising dopants of the second type, and a source contact structure extending vertically through the memory stack to be in contact with the semiconductor plug.Type: GrantFiled: December 7, 2021Date of Patent: September 5, 2023Assignee: YANGTZE MEMORY TECHNOLOGIES CO., LTD.Inventors: Linchun Wu, Shan Li, Zhiliang Xia, Kun Zhang, Wenxi Zhou, Zongliang Huo
-
Patent number: 11723201Abstract: Three-dimensional (3D) NAND memory devices and methods are provided. In one aspect, a 3D NAND memory device includes a substrate, a layer stack over the substrate, a first epitaxial layer, a second epitaxial layer, first array common sources (ACS's), and second ACS's. The layer stack includes first stack layers and second stack layers that are alternately stacked. The first epitaxial layer is deposited on a side portion of a channel layer that extends through the layer stack. The second epitaxial layer is deposited on the substrate. The first ACS's and a portion of the layer stack are between the second ACS's.Type: GrantFiled: June 9, 2020Date of Patent: August 8, 2023Assignee: YANGTZE MEMORY TECHNOLOGIES CO., LTD.Inventor: Linchun Wu
-
Patent number: 11716853Abstract: Three-dimensional (3D) NAND memory devices and methods are provided. In one aspect, a fabrication method includes depositing a cover layer over a substrate, depositing a sacrificial layer over the cover layer, depositing a layer stack over the sacrificial layer, forming a channel layer extending through the layer stack and the sacrificial layer, performing a first epitaxial growth to deposit a first epitaxial layer on a side portion of the channel layer that is close to the substrate, removing the cover layer, and performing a second epitaxial growth to simultaneously thicken the first epitaxial layer and deposit a second epitaxial layer on the substrate. The layer stack includes first stack layers and second stack layers that are alternately stacked.Type: GrantFiled: June 8, 2020Date of Patent: August 1, 2023Assignee: YANGTZE MEMORY TECHNOLOGIES CO., LTD.Inventors: Linchun Wu, Kun Zhang, Wenxi Zhou, Zhiliang Xia
-
Publication number: 20230225124Abstract: A three-dimensional (3D) memory device includes a stack structure including interleaved first conductive layers and first dielectric layers, a channel structure extending through the stack structure along a first direction in contact with a first semiconductor layer at a bottom portion of the channel structure, and a slit structure extending through the stack structure along the first direction. The slit structure includes a slit core, and a second dielectric layer surrounding the slit core. A first width of the second dielectric layer near the first semiconductor layer is larger than a second width of the second dielectric layer away from the first semiconductor layer.Type: ApplicationFiled: December 14, 2022Publication date: July 13, 2023Inventors: Linchun Wu, Kun Zhang, Wenxi Zhou, Shuangshuang Wu, Zhiliang Xia, Zongliang Huo
-
Patent number: 11647632Abstract: Embodiments of 3D memory devices and methods for forming the same are disclosed. In an example, a 3D memory device includes a memory stack, a first semiconductor layer, a supporting structure, a second semiconductor layer, and a plurality of channel structures. The memory stack includes vertically interleaved conductive layers and dielectric layers and has a core array region and a staircase region in a plan view. The first semiconductor layer is above and overlaps the core array region of the memory stack. The supporting structure is above and overlaps the staircase region of the memory stack. The supporting structure and the first semiconductor layer are coplanar. The second semiconductor layer is above and in contact with the first semiconductor layer and the supporting structure. Each channel structure extends vertically through the core array region of the memory stack and the first semiconductor layer into the second semiconductor layer.Type: GrantFiled: October 30, 2020Date of Patent: May 9, 2023Assignee: YANGTZE MEMORY TECHNOLOGIES CO., LTD.Inventors: Kun Zhang, Linchun Wu, Zhong Zhang, Wenxi Zhou, Zongliang Huo
-
Publication number: 20230135326Abstract: Aspects of the disclosure provide a semiconductor device including a first die. The first die includes a first stack of layers including a semiconductor layer on a backside of the first die. A second stack of layers is formed that includes gate layers and first insulating layers alternatingly stacked on a face side of the first die. The face side is opposite to the backside. A vertical structure includes a first portion disposed in the first stack of layers and a second portion extending through the second stack of layers. The first portion has a different dimension than the second portion in a direction parallel to a main surface of the first die.Type: ApplicationFiled: January 5, 2022Publication date: May 4, 2023Applicant: Yangtze Memory Technologies Co., Ltd.Inventors: LinChun WU, Wenxi ZHOU, Zhiliang XIA, ZongLiang HUO
-
Publication number: 20230138251Abstract: A method for fabricating a three-dimensional memory includes forming a first stack substrate on a substrate. The method also includes forming bottom select gate cuts through the first stack structure, and forming first sacrificial layers within the bottom select gate cuts. The method further includes forming a second stack structure covering the first sacrificial layers and the first stack structure. Both the first stack structure and the second stack structure include alternately stacked dielectric layers and gate sacrificial layers. The method further includes replacing the first sacrificial layers with first conductive layers, and replacing the gate sacrificial layers with gate conductive layers. The method further includes forming trenches exposing the first conductive layers on the side of the first stack structure far away from the second stack structure. The method further includes replacing the first conductive layers with insulating layers via the trenches.Type: ApplicationFiled: December 27, 2022Publication date: May 4, 2023Inventors: Linchun Wu, Kun Zhang
-
Publication number: 20230132530Abstract: Aspects of the disclosure provide a method for semiconductor device fabrication. The method includes forming a vertical structure in a stack of layers with an end in a first layer by processing on a first side of a first die. The first layer has a better etch selectivity to the stack of layers than a second layer. The method further includes replacing the first layer with the second layer by processing on a second side of the first die that is opposite to the first side.Type: ApplicationFiled: December 23, 2021Publication date: May 4, 2023Applicant: Yangtze Memory Technologies Co., Ltd.Inventors: LinChun WU, Kun ZHANG, Wenxi ZHOU, ZhiLiang XIA, ZongLiang HUO
-
Publication number: 20230118742Abstract: A semiconductor device includes an insulating layer, a conductive layer stacking with the insulating layer, a spacer structure through the conductive layer and in contact with the insulating layer, a contact structure in the spacer structure and extending vertically through the insulating layer, and a channel structure including a semiconductor channel, a portion of the semiconductor channel being in contact with the conductive layer. The contact structure includes a first contact portion and a second contact portion in contact with each other.Type: ApplicationFiled: December 16, 2022Publication date: April 20, 2023Inventors: Linchun Wu, Kun Zhang, Zhong Zhang, Wenxi Zhou, Zhiliang Xia
-
Publication number: 20230120885Abstract: Embodiments of the present disclosure provide a three-dimensional memory and a forming method thereof. The method includes: providing a base structure; forming a first channel hole in the base structure; forming a third protective layer on a side wall of the first sacrificial layer; forming a second sacrificial layer in the first channel hole; forming a first stacked structure; forming a second channel hole in the first stacked structure, the second channel hole penetrating the first stacked structure vertically, and an orthographic projection of the second channel hole onto the bottom dielectric layer being located within the first channel hole; removing the second sacrificial layer; forming a channel structure in the first channel hole and the second channel hole, the channel structure including a channel layer and a storage stacked layer surrounding an outer side surface and an outer bottom surface of the channel layer.Type: ApplicationFiled: December 15, 2022Publication date: April 20, 2023Inventor: Linchun WU
-
Patent number: 11626416Abstract: Embodiments of 3D memory devices and methods for forming the same are disclosed. In an example, a method for forming a 3D memory device is disclosed. A sacrificial layer above a second semiconductor layer at a first side of a substrate and a dielectric stack on the sacrificial layer are subsequently formed. A channel structure extending vertically through the dielectric stack and the sacrificial layer into the second semiconductor layer is formed. The sacrificial layer is replaced with a first semiconductor layer in contact with the second semiconductor layer. The dielectric stack is replaced with a memory stack, such that the channel structure extends vertically through the memory stack and the first semiconductor layer into the second semiconductor layer. A source contact is formed at a second side opposite to the first side of the substrate to be in contact with the second semiconductor layer.Type: GrantFiled: May 22, 2020Date of Patent: April 11, 2023Assignee: YANGTZE MEMORY TECHNOLOGIES CO., LTD.Inventors: Kun Zhang, Linchun Wu, Wenxi Zhou, Zhiliang Xia, Zongliang Huo
-
Publication number: 20230059524Abstract: A three-dimensional (3D) memory device includes a stack structure having interleaved conductive layers and dielectric layers, and a channel structure extending through the stack structure along a first direction. The channel structure is in contact with a source of the 3D memory device at a bottom portion of the channel structure. The channel structure includes a semiconductor channel, and a memory film over the semiconductor channel. The memory film includes a first angled structure, and a first diameter of the memory film at the bottom portion below the first angled structure is smaller than a second diameter of the memory film at an upper portion above the first angled structure.Type: ApplicationFiled: January 6, 2022Publication date: February 23, 2023Inventors: Linchun Wu, Kun Zhang, Wenxi Zhou, Zhiliang Xia, Wei Xie, Di Wang, Bingguo Wang, Zongliang Huo
-
Publication number: 20230056340Abstract: A three-dimensional (3D) memory device includes a stack structure having interleaved conductive layers and dielectric layers, and a channel structure extending through the stack structure along a first direction. The channel structure is in contact with a source of the 3D memory device at a bottom portion of the channel structure. The channel structure includes a semiconductor channel, and a memory film over the semiconductor channel. The memory film includes a tunneling layer over the semiconductor channel, a storage layer over the tunneling layer, and a blocking layer over the storage layer. A first thickness of the bottom portion of the channel structure is larger than a second thickness of a top portion of the channel structure.Type: ApplicationFiled: January 6, 2022Publication date: February 23, 2023Inventors: Linchun Wu, Kun Zhang, Wenxi Zhou, Zhiliang Xia, Wei Xie, Di Wang, Bingguo Wang, Zongliang Huo
-
Patent number: 11574921Abstract: Three-dimensional (3D) NAND memory devices and methods are provided. In one aspect, a fabrication method includes depositing a cover layer over a substrate, depositing a layer stack over the cover layer, performing a first epitaxial growth to deposit a first epitaxial layer on a side portion of a channel layer that extends through the layer stack, removing the cover layer to expose a portion of the substrate, performing a second epitaxial growth to deposit a second epitaxial layer on the portion of the substrate, and performing a third epitaxial growth to deposit a third epitaxial layer on the second epitaxial layer. The second and third epitaxial layers are configured to provide separate electrical current paths for an erase operation and a read operation.Type: GrantFiled: June 9, 2020Date of Patent: February 7, 2023Assignee: YANGTZE MEMORY TECHNOLOGIES CO., LTD.Inventor: Linchun Wu
-
Patent number: 11562945Abstract: Embodiments of methods for forming contact structures and semiconductor devices thereof are disclosed. In an example, a semiconductor device includes an insulating layer, a conductive layer over the insulating layer, and a spacer structure in the conductive layer and in contact with the insulating layer. The semiconductor device also includes a first contact structure in the spacer structure and extending vertically through the insulating layer. The first contact structure includes a first contact portion and a second contact portion in contact with each other. An upper surface of the second contact portion is coplanar with an upper surface of the conductive layer.Type: GrantFiled: September 14, 2020Date of Patent: January 24, 2023Assignee: YANGTZE MEMORY TECHNOLOGIES CO., LTD.Inventors: Linchun Wu, Kun Zhang, Zhong Zhang, Wenxi Zhou, Zhiliang Xia