Patents by Inventor Litao YANG
Litao YANG has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11943919Abstract: A transistor comprises a 2D material structure and a gate structure. The 2D material structure conformally extends on and between surfaces of dielectric fin structures extending in parallel in a first horizontal direction, and comprises a source region, a drain region, and a channel region positioned between the source region and the drain region in the first horizontal direction. The gate structure overlies the channel region of the 2D material structure and extends in a second horizontal direction orthogonal to the first horizontal direction. The gate structure is within horizontal boundaries of the channel region of the 2D material structure in the first horizontal direction. Microelectronic devices, memory devices, and electronic systems are also described.Type: GrantFiled: August 16, 2021Date of Patent: March 26, 2024Inventors: Kamal M. Karda, Akira Goda, Sanh D. Tang, Gurtej S. Sandhu, Litao Yang, Haitao Liu
-
Patent number: 11935960Abstract: Some embodiments include integrated memory. The integrated memory includes a first series of first conductive structures and a second series of conductive structures. The first conductive structures extend along a first direction. The second conductive structures extend along a second direction which crosses the first direction. Pillars of semiconductor material extend upwardly from the first conductive structures. Each of the pillars includes a lower source/drain region, an upper source/drain region, and a channel region between the lower and upper source/drain regions. The lower source/drain regions are coupled with the first conductive structures. Insulative material is adjacent sidewall surfaces of the pillars. The insulative material includes ZrOx, where x is a number greater than 0. The second conductive structures include gating regions which are spaced from the channel regions by at least the insulative material. Storage elements are coupled with the upper source/drain regions.Type: GrantFiled: July 13, 2022Date of Patent: March 19, 2024Assignee: Micron Technology, Inc.Inventors: Srinivas Pulugurtha, Litao Yang, Haitao Liu, Kamal M. Karda
-
Publication number: 20240064962Abstract: Systems, methods and apparatus are provided for three-dimensional memory devices, including an array of vertically stacked memory cells having: access devices each respectively including: a semiconductor material comprising a first source/drain region and a second source/drain region separated by a respective channel region, and a respective gate opposing the respective channel region and separated therefrom by a respective gate dielectric; a respective first doped dielectric material adjacent to the respective gate and the respective semiconductor material; and a respective second doped dielectric material adjacent to the respective gate and the respective semiconductor material, wherein the respective second doped dielectric material is opposite to the respective first doped dielectric material relative to the respective gate; storage nodes electrically coupled to the respective second source/drain regions of the access devices.Type: ApplicationFiled: August 16, 2022Publication date: February 22, 2024Inventors: David K. Hwang, Litao Yang
-
Publication number: 20240064966Abstract: Systems, methods and apparatus are provided for an array of vertically stacked memory cells. The vertically stacked memory cells have horizontally oriented access devices having a first source/drain region, a channel region, and a second source drain and horizontally oriented storage nodes that are vertically separated from the access devices. Horizontally oriented access lines are coupled to gates, separated from the respective channel regions by gate dielectrics, and vertically oriented digit lines are coupled to respective first source/drain regions. The horizontally oriented storage nodes each have a first electrode coupled to the second source/drain regions of the access devices and each first electrode opposes two different sides of the horizontal access devices including an electrical contact with a vertical side of the second source/drain regions.Type: ApplicationFiled: August 19, 2022Publication date: February 22, 2024Inventors: Kamal M. Karda, Litao Yang, Haitao Liu, Si-Woo Lee
-
Publication number: 20230417817Abstract: A detection device, a detection method, and a display device for detecting abnormality of a light-emitting panel are provided. The detection device includes a first substrate, a detection metal layer disposed on the first substrate, and a detection unit. The detection metal layer includes a plurality of electrode blocks spaced apart, and the detection unit is connected to the electrode blocks to detect a capacitance signal sent by each of the electrode blocks.Type: ApplicationFiled: December 30, 2020Publication date: December 28, 2023Applicant: TCL China Star Optoelectronics Technology Co., Ltd.Inventors: Wuhui WANG, Xing OUYANG, Litao YANG
-
Patent number: 11846857Abstract: An array substrate and a display panel are provided. By arranging a drain and a connection hole in a range defined by two branch portions of a source, an area occupied by the drain is reduced, and the defective problems of bright spots or vertical lines displayed on the display panel due to a short circuit of the drain and data lines can be avoided.Type: GrantFiled: May 28, 2021Date of Patent: December 19, 2023Assignee: TCL China Star Optoelectronics Technology Co., Ltd.Inventors: Litao Yang, Xing Ouyang
-
Publication number: 20230168551Abstract: A display panel, a manufacturing method thereof, and a display device are provided. The display panel includes a first signal line. The first signal line includes a first section, a second section, a transmitting defect section disposed between the first section and the second section, an interval layer disposed on the first signal line, and a repairing part disposed on the interval layer and respectively connected to the first section and the second section. The repairing part includes a first conductive layer disposed on the interval layer and a second conductive layer disposed on the first conductive layer.Type: ApplicationFiled: July 15, 2021Publication date: June 1, 2023Applicant: TCL China Star Optoelectronics Technology Co., Ltd.Inventors: Litao YANG, Xing OUYANG
-
Publication number: 20230161207Abstract: An array substrate and a display panel are provided. By arranging a drain and a connection hole in a range defined by two branch portions of a source, an area occupied by the drain is reduced, and the defective problems of bright spots or vertical lines displayed on the display panel due to a short circuit of the drain and data lines can be avoided.Type: ApplicationFiled: May 28, 2021Publication date: May 25, 2023Applicant: TCL China Star Optoelectronics Technology Co., Ltd.Inventors: Litao YANG, Xing OUYANG
-
Patent number: 11653488Abstract: An apparatus comprises a first conductive structure and at least one transistor in electrical communication with the first conductive structure. The at least one transistor comprises a lower conductive contact coupled to the first conductive structure and a split-body channel on the lower conductive contact. The split-body channel comprises a first semiconductive pillar and a second semiconductive pillar horizontally neighboring the first semiconductive pillar. The at least one transistor also comprises a gate structure horizontally interposed between the first semiconductive pillar and the second semiconductive pillar of the split-body channel and an upper conductive contact vertically overlying the gate structure and coupled to the split-body channel. Portions of the gate structure surround three sides of each of the first semiconductive pillar and the second semiconductive pillar. Memory devices, electronic systems, and methods of forming the apparatus are also disclosed.Type: GrantFiled: May 7, 2020Date of Patent: May 16, 2023Assignee: Micron Technology, Inc.Inventors: Litao Yang, Srinivas Pulugurtha, Haitao Liu
-
Publication number: 20230138620Abstract: Systems, methods and apparatus are provided for two transistor cells for vertical three-dimensional memory. The memory has serially connected horizontally oriented transistors each having an independent first source/drain region and a shared second source/drain region separated by channel regions, and gates opposing the channel regions and separated therefrom by a gate dielectric; pairs of vertically oriented access lines coupled to the gates and separated from the channel region by the gate dielectric; and horizontally oriented digit lines electrically coupled to the first source/drain regions of the horizontally oriented transistors.Type: ApplicationFiled: November 1, 2021Publication date: May 4, 2023Inventors: Haitao Liu, Litao Yang, Kamal M. Karda
-
Patent number: 11641732Abstract: Systems, methods, and apparatuses are provided for self-aligned etch back for vertical three dimensional (3D) memory. One example method includes depositing layers of a first dielectric material, a semiconductor material, and a second dielectric material to form a vertical stack, forming first vertical openings to form elongated vertical, pillar columns with first vertical sidewalls in the vertical stack, and forming second vertical openings through the vertical stack to expose second vertical sidewalls. Further, the example method includes removing portions of the semiconductor material to form first horizontal openings and depositing a fill in the first horizontal openings. The method can further include forming third vertical openings to expose third vertical sidewalls in the vertical stack and selectively removing the fill material to form a plurality of second horizontal openings in which to form horizontally oriented storage nodes.Type: GrantFiled: April 22, 2021Date of Patent: May 2, 2023Assignee: Micron Technology, Inc.Inventors: Litao Yang, Si-Woo Lee, Haitao Liu, Kamal M. Karda
-
Patent number: 11600535Abstract: Some embodiments include an integrated assembly having an array of vertically-extending active regions. Each of the active regions is contained within a four-sided area. Conductive gate material is configured as first conductive structures. Each of the first conductive structures extends along a row of the array. The first conductive structures include segments along three of the four sides of each of the four-sided areas. Second conductive structures are under the active regions and extend along columns of the array. Third conductive structures extend along the rows of the array and are adjacent the fourth sides of the four-sided areas. Storage-elements are coupled with the active regions. Some embodiments include methods of forming integrated assemblies.Type: GrantFiled: May 6, 2020Date of Patent: March 7, 2023Assignee: Micron Technology, Inc.Inventors: Litao Yang, Srinivas Pulugurtha, Yunfei Gao, Sanh D. Tang, Haitao Liu
-
Publication number: 20230053813Abstract: A display panel and a mobile terminal are provided. The display panel includes a base and a thin film transistor (TFT) layer that is disposed on the base and includes at least two TFTs arranged in parallel. According to the present disclosure, the TFT layer includes at least two TFTs arranged in parallel, thereby resolving the problem that a short circuit between a gate and a source and/or a short circuit between the gate and a drain in the TFT cannot be repaired.Type: ApplicationFiled: September 7, 2021Publication date: February 23, 2023Inventors: Litao YANG, Xing OUYANG
-
Patent number: 11581317Abstract: Some embodiments include an integrated assembly having digit lines which extend along a first direction, and which are spaced from one another by intervening regions. Each of the intervening regions has a first width along a cross-section. Pillars extend upwardly from the digit lines; and the pillars include transistor channel regions extending vertically between upper and lower source/drain regions. Storage elements are coupled with the upper source/drain regions. Wordlines extend along a second direction which crosses the first direction. The wordlines include gate regions adjacent the channel regions. Shield lines are within the intervening regions and extend along the first direction. The shield lines may be coupled with at least one reference voltage node. Some embodiments include methods of forming integrated assemblies.Type: GrantFiled: June 29, 2021Date of Patent: February 14, 2023Assignee: Micron Technology, Inc.Inventors: Sanh D. Tang, Srinivas Pulugurtha, Richard J. Hill, Yunfei Gao, Nicholas R. Tapias, Litao Yang, Haitao Liu
-
Publication number: 20230022021Abstract: Systems, methods and apparatus are provided for an array of vertically stacked memory cells having vertically oriented access devices having a first source/drain region and a second source drain region vertically separated by a channel region, and gates opposing the channel region, vertically oriented access lines coupled to the gates and separated from a channel region by a gate dielectric. The memory cells have horizontally oriented storage nodes coupled to the first source/drain region and horizontally oriented digit lines coupled to the second source/drain regions.Type: ApplicationFiled: October 6, 2022Publication date: January 26, 2023Inventors: Kamal M. Karda, Haitao Liu, Litao Yang
-
Patent number: 11563010Abstract: Some embodiments include an integrated assembly having an active region which contains semiconductor material. The active region includes first, second and third source/drain regions within the semiconductor material, includes a first channel region within the semiconductor material and between the first and second source/drain regions, and includes a second channel region within the semiconductor material and between the second and third source/drain regions. The semiconductor material includes at least one element selected from Group 13 of the periodic table. A digit line is electrically coupled with the second source/drain region. A first transistor gate is operatively proximate the first channel region. A second transistor gate is operatively proximate the second channel region. A first storage-element is electrically coupled with the first source/drain region. A second storage-element is electrically coupled with the third source/drain region.Type: GrantFiled: October 29, 2019Date of Patent: January 24, 2023Assignee: Micron Technology, Inc.Inventors: Litao Yang, Srinivas Pulugurtha, Haitao Liu
-
Patent number: 11538809Abstract: Systems, methods and apparatus are provided for an array of vertically stacked memory cells having horizontally oriented access devices having a first source/drain region and a second source drain region separated by a channel region, and gates opposing the channel region, vertically oriented access lines coupled to the gates and separated from a channel region by a gate dielectric. The memory cells have horizontally oriented storage nodes coupled to the second source/drain region and horizontally oriented digit lines coupled to the first source/drain regions. In one example, an insulator material is formed on a surface of the first source/drain region and a conductor material formed on the insulator material to form a metal insulator semiconductor (MIS) interface between the horizontally oriented digit lines and the first source/drain regions of the horizontally oriented access devices.Type: GrantFiled: August 31, 2020Date of Patent: December 27, 2022Assignee: Micron Technology, Inc.Inventors: Kamal M. Karda, Deepak Chandra Pandey, Litao Yang, Srinivas Pulugurtha, Yunfei Gao, Haitao Liu
-
Patent number: 11495600Abstract: Systems, methods and apparatus are provided for an array of vertically stacked memory cells having vertically oriented access devices having a first source/drain region and a second source drain region vertically separated by a channel region, and gates opposing the channel region, vertically oriented access lines coupled to the gates and separated from a channel region by a gate dielectric. The memory cells have horizontally oriented storage nodes coupled to the first source/drain region and horizontally oriented digit lines coupled to the second source/drain regions.Type: GrantFiled: November 10, 2020Date of Patent: November 8, 2022Assignee: Micron Technology, Inc.Inventors: Kamal M. Karda, Haitao Liu, Litao Yang
-
Publication number: 20220352383Abstract: Some embodiments include integrated memory. The integrated memory includes a first series of first conductive structures and a second series of conductive structures. The first conductive structures extend along a first direction. The second conductive structures extend along a second direction which crosses the first direction. Pillars of semiconductor material extend upwardly from the first conductive structures. Each of the pillars includes a lower source/drain region, an upper source/drain region, and a channel region between the lower and upper source/drain regions. The lower source/drain regions are coupled with the first conductive structures. Insulative material is adjacent sidewall surfaces of the pillars. The insulative material includes ZrOx, where x is a number greater than 0. The second conductive structures include gating regions which are spaced from the channel regions by at least the insulative material. Storage elements are coupled with the upper source/drain regions.Type: ApplicationFiled: July 13, 2022Publication date: November 3, 2022Applicant: Micron Technology, Inc.Inventors: Srinivas Pulugurtha, Litao Yang, Haitao Liu, Kamal M. Karda
-
Publication number: 20220344338Abstract: Systems, methods, and apparatuses are provided for self-aligned etch back for vertical three dimensional (3D) memory. One example method includes depositing layers of a first dielectric material, a semiconductor material, and a second dielectric material to form a vertical stack, forming first vertical openings to form elongated vertical, pillar columns with first vertical sidewalls in the vertical stack, and forming second vertical openings through the vertical stack to expose second vertical sidewalls. Further, the example method includes removing portions of the semiconductor material to form first horizontal openings and depositing a fill in the first horizontal openings. The method can further include forming third vertical openings to expose third vertical sidewalls in the vertical stack and selectively removing the fill material to form a plurality of second horizontal openings in which to form horizontally oriented storage nodes.Type: ApplicationFiled: April 22, 2021Publication date: October 27, 2022Inventors: Litao Yang, Si-Woo Lee, Haitao Liu, Kamal M. Karda