Patents by Inventor Liu-Chung Lee
Liu-Chung Lee has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11862113Abstract: The present disclosure relates to a display panel and an electronic device. The display panel includes a driving array; first light-emitting deices electrically connected with the driving array; and second light-emitting devices located between at least two of the first light-emitting devices and electrically connected with the driving array. In a case where the first light-emitting devices are in a working state and the second light-emitting devices are in a first state, the display panel is in a first mode; and in a case where the first light-emitting devices are in a working state and the second light-emitting devices are in a second state, the display panel is in a second mode, wherein a visual angle of the display panel in the first mode is greater than 0 and smaller than a visual angle of the display panel in the second mode.Type: GrantFiled: August 13, 2020Date of Patent: January 2, 2024Assignee: CHONGQING KONKA PHOTOELECTRIC TECHNOLOGY RESEARCH INSTITUTE CO., LTD.Inventors: Xiaojiao Wei, Shan-Fu Yuan, Liu-Chung Lee, Tzu-Ping Lin
-
Publication number: 20230043726Abstract: The application discloses a bonding method, a display backplane and a system for manufacturing the display backplane. The method includes: providing a substrate, and forming a plurality of first metal bumps on the substrate; providing a transfer device to transfer the plurality of the first metal bumps to a TFT substrate to form a plurality of pairs of metal pads on the TFT substrate, wherein each pair of the metal pads include two of the first metal bumps; and providing a plurality of LED flip chips, and transferring the plurality of LED flip chips to the TFT substrate by using the transfer device to bond electrodes of each of the LED flip chips to one pair of the metal pads respectively.Type: ApplicationFiled: April 30, 2020Publication date: February 9, 2023Inventors: Shoujun XIAO, Tzu-ping LIN, Shan-Fu YUAN, Liu-chung LEE, Chung-yu CHOU
-
Publication number: 20220416136Abstract: The application discloses a die bonding method of an LED chip and a display device. The method may include: a welding material is fixed on a metal pad of the LED chip, the LED chip fixed with the welding material is transferred onto a transient substrate, the metal pad of the LED chip on the transient substrate is aligned with a bonding pad on a receiving substrate, the welding material fixed on the LED chip is heated, and then the LED chip is fixed on the receiving substrate.Type: ApplicationFiled: August 28, 2020Publication date: December 29, 2022Inventors: Jinxin AN, Chung-yu CHOU, Liu-chung LEE, Tzu-ping LIN, Kai-lun WANG
-
Publication number: 20220285408Abstract: Disclosed are an isolation structure of a photoresist stripper, a TFT array, and preparation methods thereof. The isolation structure includes a protective layer and a hardened layer arranged on the protective layer. The hardened layer is formed by plasma bombarding the protective layer with gas(es) and is configured to insulate the photoresist stripper. By forming the hardened layer on the surface of the protective layer including the organic planar layer, the hardened layer can prevent chemical agents (such as photoresist stripper) adopted in the subsequent process from getting into the protective layer, so as to keep the photoresist stripper from the protective layer, protecting the protective layer.Type: ApplicationFiled: November 26, 2019Publication date: September 8, 2022Inventors: Liu Chung Lee, Tzu Ping Lin
-
Patent number: 9129868Abstract: A method of fabricating a TFT and IPS with reduced masking operations includes a substrate, a gate, a layer of gate dielectric on the gate and surrounding substrate surface and a semiconducting metal oxide on the gate dielectric. A channel protection layer overlies the gate to define a channel area in the semiconducting metal oxide. A S/D metal layer is patterned on the channel protection layer and a portion of the exposed semiconducting metal oxide to define an IPS area. An organic dielectric material is patterned on the S/D terminals and at an opposed side of the IPS area. The S/D metal is etched to expose the semiconducting metal oxide defining a first IPS electrode. A passivation layer covers the first electrode and a layer of transparent conductive material is patterned on the passivation layer to define a second IPS electrode overlying the first electrode.Type: GrantFiled: May 26, 2012Date of Patent: September 8, 2015Assignee: CBRITE INC.Inventors: Chan-Long Shieh, Gang Yu, Fatt Foong, Liu-Chung Lee
-
Patent number: 8647934Abstract: A thin film transistor (TFT) including a gate, a gate insulator, an oxide semiconductor channel layer, a source, and a drain is provided. The gate insulator covers the gate, while the oxide semiconductor channel layer is configured on the gate insulator and located above the gate. The oxide semiconductor channel layer includes a first sub-layer and a second sub-layer located on the first sub-layer. An oxygen content of the first sub-layer is lower than an oxygen content of the second sub-layer. The source and the drain are configured on a portion of the second sub-layer. In addition, a fabricating method of the above-mentioned TFT is also provided.Type: GrantFiled: April 29, 2011Date of Patent: February 11, 2014Assignee: Au Optronics CorporationInventors: Liu-Chung Lee, Hung-Che Ting, Chia-Yu Chen
-
Patent number: 8581259Abstract: A displaying device includes a substrate, a gate electrode formed on the substrate, a gate insulating layer, a gate a-Si region covering the gate electrode, a source metal region, a drain metal region, a data-line (DL) metal region, a passivation layer and a conductive layer. The gate a-Si region is formed on the gate insulating layer. The source and drain metal regions are formed on the gate a-Si region. The DL metal region is formed on the gate insulating layer and separated from the drain metal region at an interval. The passivation layer formed on the gate insulating layer covers the source, drain, and DL metal regions. The first and second vias of the passivation layer expose partial surfaces of the DL and drain metal regions respectively. The conductive layer formed on the passivation layer covers the first and second vias for electrically connecting the DL and drain metal regions.Type: GrantFiled: October 21, 2005Date of Patent: November 12, 2013Assignee: AU Optronics Corp.Inventors: Tung-Yu Chen, Liu-Chung Lee
-
Patent number: 8339559Abstract: A liquid crystal display unit structure and the manufacturing method thereof are provided. The liquid crystal display unit structure comprises a patterned first metal layer with a first data line segment and a gate line on a substrate; a patterned dielectric layer covering the first data line and the gate line having a plurality of first openings and a second opening therein, a patterned etch stop layer having a first portion located above the first data line segment and a second portion; a patterned second metal layer including a common electrode line, a second data line segment, a source electrode and a drain electrode, wherein the first portion of the patterned etch stop layer is between the first data line segment and the common line; a patterned passivation layer and a patterned transparent conductive layer.Type: GrantFiled: May 8, 2012Date of Patent: December 25, 2012Assignee: AU Optronics Corp.Inventors: Liu-Chung Lee, Hsiang-Lin Lin, Kuo-Yu Huang
-
Publication number: 20120235138Abstract: A method of fabricating a TFT and IPS with reduced masking operations includes a substrate, a gate, a layer of gate dielectric on the gate and surrounding substrate surface and a semiconducting metal oxide on the gate dielectric. A channel protection layer overlies the gate to define a channel area in the semiconducting metal oxide. A S/D metal layer is patterned on the channel protection layer and a portion of the exposed semiconducting metal oxide to define an IPS area. An organic dielectric material is patterned on the S/D terminals and at an opposed side of the IPS area. The S/D metal is etched to expose the semiconducting metal oxide defining a first IPS electrode. A passivation layer covers the first electrode and a layer of transparent conductive material is patterned on the passivation layer to define a second IPS electrode overlying the first electrode.Type: ApplicationFiled: May 26, 2012Publication date: September 20, 2012Inventors: Chan-Long Shieh, Gang Yu, Fatt Foong, Liu-Chung Lee
-
Publication number: 20120218489Abstract: A liquid crystal display unit structure and the manufacturing method thereof are provided. The liquid crystal display unit structure comprises a patterned first metal layer with a first data line segment and a gate line on a substrate; a patterned dielectric layer covering the first data line and the gate line having a plurality of first openings and a second opening therein, a patterned etch stop layer having a first portion located above the first data line segment and a second portion; a patterned second metal layer including a common electrode line, a second data line segment, a source electrode and a drain electrode, wherein the first portion of the patterned etch stop layer is between the first data line segment and the common line; a patterned passivation layer and a patterned transparent conductive layer.Type: ApplicationFiled: May 8, 2012Publication date: August 30, 2012Applicant: AU OPTRONICS CORP.Inventors: Liu-Chung Lee, Hsiang-Lin Lin, Kuo-Yu Huang
-
Patent number: 8247245Abstract: A pixel structure is disclosed. The pixel structure includes a substrate, a first data line having at least one end formed on the substrate, a first insulation layer overlying the first data line and exposing a part of the end of the first data line, a shielding electrode disposed on the first insulation layer and overlapped with the first data line, a second data line formed on the first insulation layer and electrically connected to the exposed end of the first data line, a second insulation layer overlying the shielding electrode and the second data line, and a pixel electrode formed on the second insulation layer and overlapped with the shielding electrode. The invention also provides a method for fabricating the pixel structure.Type: GrantFiled: March 14, 2011Date of Patent: August 21, 2012Assignee: AU Optronics Corp.Inventors: Hsiang-Lin Lin, Liu-Chung Lee, Kuo-Yu Huang
-
Publication number: 20120168743Abstract: A thin film transistor (TFT) including a gate, a gate insulator, an oxide semiconductor channel layer, a source, and a drain is provided. The gate insulator covers the gate, while the oxide semiconductor channel layer is configured on the gate insulator and located above the gate. The oxide semiconductor channel layer includes a first sub-layer and a second sub-layer located on the first sub-layer. An oxygen content of the first sub-layer is lower than an oxygen content of the second sub-layer. The source and the drain are configured on a portion of the second sub-layer. In addition, a fabricating method of the above-mentioned TFT is also provided.Type: ApplicationFiled: April 29, 2011Publication date: July 5, 2012Applicant: AU OPTRONICS CORPORATIONInventors: Liu-Chung Lee, Hung-Che Ting, Chia-Yu Chen
-
Patent number: 8199303Abstract: A liquid crystal display unit structure and the manufacturing method thereof are provided. The method comprises the following steps: forming a patterned first metal layer with a first data line segment and a lower gate pad on a substrate; forming a patterned dielectric layer covering the first data line and the lower gate pad having a plurality of first openings and a second opening therein, forming a patterned second metal layer including a common line, a second data line segment and a upper gate pad, wherein the upper gate pad is electrically connected to the lower gate pad through the first openings, and the second data line segment is electrically connected to the first data line segment through the first openings; finally forming a patterned passivation layer and a patterned transparent conductive layer.Type: GrantFiled: November 20, 2008Date of Patent: June 12, 2012Assignee: Au Optronics Corp.Inventors: Liu-Chung Lee, Hsiang-Lin Lin, Kuo-Yu Huang
-
Patent number: 7981708Abstract: A method of fabricating a pixel structure is provided. A gate electrode is formed on a substrate, and a dielectric layer is formed on the gate electrode. A patterned metal oxide semiconductor layer and a patterned metallic etching stop layer are formed on the dielectric layer above the gate electrode. A first conductive layer is formed to cover the patterned metallic etching stop layer and the dielectric layer. The first conductive layer is patterned by using the patterned metallic etching stop layer as an etching stop layer to form a source and a drain. A second conductive layer is formed to cover the source, the drain and the dielectric layer. The second conductive layer is patterned by using the patterned metallic etching stop layer as an etching stop layer to form a first electrode layer. The patterned metallic etching stop layer exposed between the source and the drain is removed.Type: GrantFiled: October 20, 2010Date of Patent: July 19, 2011Assignee: Au Optronics CorporationInventors: Liu-Chung Lee, Hung-Che Ting, Chia-Yu Chen
-
Publication number: 20110165725Abstract: A pixel structure is disclosed. The pixel structure includes a substrate, a first data line having at least one end formed on the substrate, a first insulation layer overlying the first data line and exposing a part of the end of the first data line, a shielding electrode disposed on the first insulation layer and overlapped with the first data line, a second data line formed on the first insulation layer and electrically connected to the exposed end of the first data line, a second insulation layer overlying the shielding electrode and the second data line, and a pixel electrode formed on the second insulation layer and overlapped with the shielding electrode. The invention also provides a method for fabricating the pixel structure.Type: ApplicationFiled: March 14, 2011Publication date: July 7, 2011Applicant: AU OPTRONICS CORP.Inventors: Hsiang-Lin Lin, Liu-Chung Lee, Kuo-Yu Huang
-
Patent number: 7928450Abstract: A pixel structure is disclosed. The pixel structure includes a substrate, a first data line having at least one end formed on the substrate, a first insulation layer overlying the first data line and exposing a part of the end of the first data line, a shielding electrode disposed on the first insulation layer and overlapped with the first data line, a second data line formed on the first insulation layer and electrically connected to the exposed end of the first data line, a second insulation layer overlying the shielding electrode and the second data line, and a pixel electrode formed on the second insulation layer and overlapped with the shielding electrode. The invention also provides a method for fabricating the pixel structure.Type: GrantFiled: March 28, 2007Date of Patent: April 19, 2011Assignee: Au Optronics Corp.Inventors: Hsiang-Lin Lin, Liu-Chung Lee, Kuo-Yu Huang
-
Patent number: 7678619Abstract: A method of manufacturing a thin film transistor matrix substrate is provided. The first photo-mask process is used to define a gate electrode and a signal electrode. The second photo-mask process is used to obtain different thickness of a PR layer in different regions for forming a channel, gate electrode through holes, signal electrode through holes and conductive pads. The third photo-mask process is used to define a source, a drain, an upper signal electrode, a pixel electrode, gate electrode pads and signal electrode pads.Type: GrantFiled: February 22, 2006Date of Patent: March 16, 2010Assignee: Au Optronics CorporationInventor: Liu-Chung Lee
-
Publication number: 20090167975Abstract: A liquid crystal display unit structure and the manufacturing method thereof are provided. The method comprises the following steps: forming a patterned first metal layer with a first data line segment and a lower gate pad on a substrate; forming a patterned dielectric layer covering the first data line and the lower gate pad having a plurality of first openings and a second opening therein, forming a patterned second metal layer including a common line, a second data line segment and a upper gate pad, wherein the upper gate pad is electrically connected to the lower gate pad through the first openings, and the second data line segment is electrically connected to the first data line segment through the first openings; finally forming a patterned passivation layer and a patterned transparent conductive layer.Type: ApplicationFiled: November 20, 2008Publication date: July 2, 2009Applicant: AU OPTRONICS CORP.Inventors: Liu-Chung Lee, Hsiang-Lin Lin, Kuo-Yu Huang
-
Publication number: 20080111138Abstract: A pixel structure is disclosed. The pixel structure includes a substrate, a first data line having at least one end formed on the substrate, a first insulation layer overlying the first data line and exposing a part of the end of the first data line, a shielding electrode disposed on the first insulation layer and overlapped with the first data line, a second data line formed on the first insulation layer and electrically connected to the exposed end of the first data line, a second insulation layer overlying the shielding electrode and the second data line, and a pixel electrode formed on the second insulation layer and overlapped with the shielding electrode. The invention also provides a method for fabricating the pixel structure.Type: ApplicationFiled: March 28, 2007Publication date: May 15, 2008Applicant: AU OPTRONICS CORP.Inventors: Hsiang-Lin Lin, Liu-Chung Lee, Kuo-Yu Huang
-
Publication number: 20070042537Abstract: A method of manufacturing a thin film transistor matrix substrate is provided. The first photo-mask process is used to define a gate electrode and a signal electrode. The second photo-mask process is used to obtain different thickness of a PR layer in different regions for forming a channel, gate electrode through holes, signal electrode through holes and conductive pads. The third photo-mask process is used to define a source, a drain, an upper signal electrode, a pixel electrode, gate electrode pads and signal electrode pads.Type: ApplicationFiled: February 22, 2006Publication date: February 22, 2007Inventor: Liu-Chung Lee