Patents by Inventor Lordson L. Yue
Lordson L. Yue has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8432406Abstract: An apparatus, system, and method for clipping graphics primitives are described. In one embodiment, a graphics processing apparatus includes a clipping unit that is configured to produce and issue ni initial outputs based on execution of a set of clipping operations, wherein ni represents the number of the initial outputs that are issued by the clipping unit prior to context switching, and the initial outputs partially define a clipped graphics primitive. The graphics processing apparatus also includes a control unit connected to the clipping unit. The control unit is configured to preserve an initial execution state of the clipping unit in response to an initial command for context switching, wherein the initial execution state is preserved based on ni.Type: GrantFiled: July 30, 2008Date of Patent: April 30, 2013Assignee: NVIDIA CorporationInventors: Lordson L. Yue, Vimal S. Parikh
-
Patent number: 7714877Abstract: An apparatus, system, and method for determining clipping distances are described. In one embodiment, a graphics processing apparatus includes a clipping unit and an instruction memory connected to the clipping unit. The instruction memory includes a clipping program to direct the clipping unit to perform clipping operations. The clipping program includes a clipping distance instruction to determine a clipping distance with respect to any of a set of clipping planes.Type: GrantFiled: December 19, 2005Date of Patent: May 11, 2010Assignee: Nvidia CorporationInventors: Vimal S. Parikh, Lordson L. Yue
-
Patent number: 7616218Abstract: Apparatus, system, and method for clipping graphics primitives are described. In one embodiment, a clipping module includes a clipping engine and a clipping controller connected to the clipping engine. The clipping controller is configured to determine which edges of an input graphics primitive intersect a first clipping plane. The clipping controller is configured to direct the clipping engine to clip, with respect to the first clipping plane, a first pair of edges of the input graphics primitive in response to determining that the first pair of edges intersect the first clipping plane.Type: GrantFiled: December 5, 2005Date of Patent: November 10, 2009Assignee: NVIDIA CorporationInventors: Vimal S. Parikh, Andrew J. Tao, Lordson L. Yue
-
Patent number: 7542046Abstract: An apparatus, system, and method for clipping graphics primitives are described. In one embodiment, a graphics processing apparatus includes a clipping unit, a read-only memory that is connected to the clipping unit, a read-write memory that is connected to the clipping unit, and an addressing unit that is connected to the read-only memory and the read-write memory. The read-only memory is configured to store a clipping program, and the read-write memory is configured to store a patch program. The addressing unit is configured to selectively address one of the read-only memory and the read-write memory based on a set of input conditions.Type: GrantFiled: June 26, 2006Date of Patent: June 2, 2009Assignee: Nvidia CorporationInventors: Lordson L. Yue, Vimal S. Parikh, Andrew J. Tao
-
Patent number: 7439988Abstract: Apparatus, system, and method for clipping graphics primitives are described. In one embodiment, a clipping module includes a mapping unit and a clipping engine that is connected to the mapping unit. The mapping unit is configured to map a graphics primitive onto a canonical representation that is defined with respect to a clipping plane. The clipping engine is configured to clip the graphics primitive with respect to the clipping plane based on the canonical representation.Type: GrantFiled: December 5, 2005Date of Patent: October 21, 2008Assignee: Nvidia CorporationInventors: Vimal S. Parikh, Henry Packard Moreton, Lordson L. Yue
-
Patent number: 7420572Abstract: An apparatus, system, and method for clipping graphics primitives are described. In one embodiment, a graphics processing apparatus includes a clipping unit that is configured to issue an initial set of outputs based on execution of a set of clipping operations. The graphics processing apparatus also includes a control unit that is connected to the clipping unit. The control unit is configured to preserve an initial execution state of the clipping unit in response to an initial command for context switching, and the initial execution state is preserved based on a number of the initial set of outputs.Type: GrantFiled: December 19, 2005Date of Patent: September 2, 2008Assignee: NVIDIA CorporationInventors: Lordson L. Yue, Vimal S. Parikh
-
Patent number: 7292254Abstract: Apparatus, system, and method for clipping graphics primitives are described. In one embodiment, a graphics processing apparatus includes a mapping unit and a clipping engine that is connected to the mapping unit. The mapping unit is configured to map a graphics primitive onto a canonical representation. The clipping engine is configured to perform a set of clipping operations with respect to the canonical representation.Type: GrantFiled: December 5, 2005Date of Patent: November 6, 2007Assignee: NVIDIA CorporationInventors: Lordson L. Yue, Vimal S. Parikh, Andrew J. Tao
-
Patent number: 7224364Abstract: A frame buffer is divided into tiles of, for example, 32 by 32 pixels. Triangles (and portions thereof) that are within a given tile are rasterized one triangle at a time into the tile location. This process repeats for each tile in the image frame. A sorting circuit generates control bits representing a vertical order of the vertices of a current triangle. A series of multiplexers vertically sorts the vertices bases on these control bits. A region calculation circuit generates region bits representing a location each of the vertices with respect to the current tile. A trivial discard of the triangle data occurs if the region bits indicate that the entire triangle lies outside of the tile. Subsequently, an initial rasterization starting point is estimated based on the region bits to lower the time needed for the rasterizer to find the first pixel of the current triangle to be assigned values.Type: GrantFiled: February 3, 1999Date of Patent: May 29, 2007Assignee: ATI International SRLInventors: Lordson L. Yue, James T. Battle
-
Patent number: 6581085Abstract: An approximation circuit approximates a function f(x) of an input value “x” by adding at least the first two terms in a Taylor series (i.e., f(a) and f′(a)(x−a)) where “a” is a number reasonably close to value “x”. The first term is generated by a first look-up table which receives the approximation value “a”. The first look-up table generates a function f(a) of the approximation value “a”. The second look-up table generates a first derivative f′(a) of the function f(a). A first multiplier then multiplies the first derivative f′(a) by a difference (x−a) between input value “x” and approximation value “a” to generate a product f′(a)(x−a). The approximation circuit can approximate the function f(x) by adding the third term of the Taylor series, (½)f″(a)(x−a)2.Type: GrantFiled: May 12, 1999Date of Patent: June 17, 2003Assignee: ATI International SrLInventors: Lordson L. Yue, Parin B. Dalal, Avery Wang
-
Patent number: 6507886Abstract: A main memory scheduler includes a store, and stores therein requests for accessing main memory (such as a read request, a write request, or a refresh request). Normally, the main memory scheduler issues requests from the store to the main memory in an order different from the order in which the requests are received, for example, to avoid bank conflicts. In this example, the main memory scheduler issues a first request to a first memory bank that is not coincident with (and in case of dependent banks, not adjacent to) a second memory bank (that is being currently accessed) prior to issuing a second request to a memory bank that is coincident with the (or adjacent to) second memory bank. Moreover, the main memory scheduler issues a refresh request prior to issuing a read request or a write request even if the refresh request was most recently received, thereby to prioritize the refresh request ahead of read and write requests.Type: GrantFiled: May 1, 2001Date of Patent: January 14, 2003Assignee: ATI International SRLInventors: Andrea Y. J. Chen, Lordson L. Yue
-
Patent number: 6393534Abstract: A main memory scheduler includes a store, and stores therein requests for accessing main memory (such as a read request, a write request, or a refresh request). Normally, the main memory scheduler issues requests from the store to the main memory in an order different from the order in which the requests are received, for example, to avoid bank conflicts. In this example, the main memory scheduler issues a first request to a first memory bank that is not coincident with (and in case of dependent banks, not adjacent to) a second memory bank (that is being currently accessed) prior to issuing a second request to a memory bank that is coincident with the (or adjacent to) second memory bank. Moreover, the main memory scheduler issues a refresh request prior to issuing a read request or a write request even if the refresh request was most recently received, thereby to prioritize the refresh request ahead of read and write requests.Type: GrantFiled: September 27, 1999Date of Patent: May 21, 2002Assignee: ATI International SRLInventors: Andrea Y. J. Chen, Lordson L. Yue
-
Patent number: 6393512Abstract: A bank conflict detector compares at least a portion of a current address signal (i.e. an address signal generated by a request currently issued to main memory) with a corresponding portion of a to-be-issued memory address signal, to determine if a bank conflict exists. Specifically, in one embodiment, the bank conflict detector includes a number of exclusive OR gates that receive as inputs the two addresses to be compared, and generate an output (also called “XOR result”) that is compared with predetermined patterns to determine if a bank conflict exists. For example, if the bank conflict detector finds that the XOR result is 0 (zero) then the two addresses access the same bank. The bank conflict detector also the XOR result with patterns that are formed by a number of consecutive 1s in the least significant bits and a number of consecutive 0s in the most significant bits. If no match, then the bank conflict detector determines that no bank conflict exists.Type: GrantFiled: September 27, 1999Date of Patent: May 21, 2002Assignee: ATI International SRLInventors: Andrea Y. J. Chen, Lordson L. Yue
-
Publication number: 20010040583Abstract: A frame buffer is divided into tiles of, for example, 32 by 32 pixels. Triangles (and portions thereof) that are within a given tile are rasterized one triangle at a time into the tile location. This process repeats for each tile in the image frame. A sorting circuit generates control bits representing a vertical order of the vertices of a current triangle. A series of multiplexers vertically sorts the vertices bases on these control bits. A region calculation circuit generates region bits representing a location each of the vertices with respect to the current tile. A trivial discard of the triangle data occurs if the region bits indicate that the entire triangle lies outside of the tile. Subsequently, an initial rasterization starting point is estimated based on the region bits to lower the time needed for the rasterizer to find the first pixel of the current triangle to be assigned values.Type: ApplicationFiled: February 3, 1999Publication date: November 15, 2001Applicant: ATI Internation, SRLInventors: LORDSON L. YUE, PARIN B. DALAL
-
Patent number: 5036528Abstract: The present invention is directed to a self-calibrating clock synchronization system that receives a periodic, digital clock signal as a reference and generates therefrom a system clock signal that dynamically tracks and is synchronized to the reference clock. The invention utilizes state machine controlled selection circuitry that comprises a plurality of predetermined delays tapped to produce a number of phase-related clock signals, and multiplexing circuitry, for selecting one of the plurality of clock signals as the system clock. A comparator compares the selected clock signal and the reference clock to determine which leads or lags the other. In response to the comparison, selection, from the plurality of clock signals, of a system clock that most clearly matches the reference signal is made.Type: GrantFiled: January 29, 1990Date of Patent: July 30, 1991Assignee: Tandem Computers IncorporatedInventors: Duc N. Le, Lordson L. Yue, Cirillo L. Costantino, David P. Chengson, Duc N. Le, Lordson L. Yue, Aurangzeb K. Khan
-
Patent number: 5034964Abstract: Encoding and decoding circuits are described for functioning as both a time and voltage based transmission system. Multiple binary inputs can be transmitted and received on a single I/O pin by encoder and decoder circuits using high speed emitter coupled-like logic.Type: GrantFiled: November 8, 1988Date of Patent: July 23, 1991Assignee: Tandem Computers IncorporatedInventors: Aurangzeb K. Khan, Robert Horst, Lordson L. Yue
-
Patent number: 4951050Abstract: Encoding and decoding circuits, utilizing high speed ECL-like logic, simultaneously transmit and receive multiple binary signals via a single I/O pin.Type: GrantFiled: November 8, 1988Date of Patent: August 21, 1990Assignee: Tandem Computers IncorporatedInventors: Aurangzeb K. Khan, Lordson L. Yue