Patents by Inventor Louis Hsu
Louis Hsu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8024012Abstract: A system and methodology for intelligent power management of wirelessly networked devices. The system provides for reliable wireless communication via a wireless power charging method and, a method to maintain power capacity of batteries in a wireless device. The batteries are charged via an RF harvesting unit embedded inside the wireless device. An intelligent wireless power charging system further comprises at least two batteries and at least two RF adaptor devices coupled to an AC power line. The first adaptor is set for data communication while the second adaptor is used to transmit the power. In addition, when a first battery is in use during active mode, the second battery is subjected to wireless charging.Type: GrantFiled: June 11, 2008Date of Patent: September 20, 2011Assignee: International Business Machines CorporationInventors: Lawrence Clevenger, Timothy Dalton, Louis Hsu, Carl Radens
-
Patent number: 7851321Abstract: Methods are provided for fabricating semiconductor IC (integrated circuit) chips having high-Q on-chip capacitors formed on the chip back-side and connected to integrated circuits on the chip front-side using through-wafer interconnects. In one aspect, a semiconductor device includes a semiconductor substrate having a front side, a back side, and a buried insulating layer interposed between the front and back sides of the substrate. An integrated circuit is formed on the front side of the semiconductor substrate, an integrated capacitor is formed on the back side of the semiconductor substrate, and an interconnection structure is formed through the buried insulating layer to connect the integrated capacitor to the integrated circuit.Type: GrantFiled: January 5, 2009Date of Patent: December 14, 2010Assignee: International Business Machines CorporationInventors: Lawrence Clevenger, Timothy Joseph Dalton, Louis Hsu, Carl Radens, Vidhya Ramachandran, Keith Kwong Hon Wong, Chih-Chao Yang
-
Patent number: 7676775Abstract: A method for determining the root causes of fail patterns in integrated circuit chips is provide wherein a known integrated circuit chip layout is used to identify a plurality of potential defects and a plurality of potential fail patterns in the integrated circuit chip. Correlations between the potential defects and the potential fail patterns that result from those defects are identified. Based on this identification, the potential fail patterns are grouped by common potential defect. An actual integrated circuit chip that is manufactured in accordance with the test layout is tested for failure patterns. These failure patterns are then compared to the groupings of potential fail patterns. When a match is found, that is when a given group of fail patterns is found in the actual integrated circuit chip, then the potential defect associated with the potential fail patterns to which the actual fail patterns are matched is identified. This defect is the root cause of the failure pattern in the actual chip.Type: GrantFiled: May 29, 2007Date of Patent: March 9, 2010Assignee: International Business Machines CorporationInventors: Howard Chen, Katherine V. Hawkins, Fook-Luen Heng, Louis Hsu, Xu Ouyang
-
Patent number: 7657995Abstract: A method of fabricating a MEMS switch that is fully integratable in a semiconductor fabrication line. The method consists of forming two posts, each end thereof terminating in a cap; a rigid movable conductive plate having a surface terminating in a ring in each of two opposing edges, the rings being loosely connected to guiding posts; forming upper and lower electrode pairs and upper and lower interconnect wiring lines connected and disconnected by the rigid movable conductive plate. The conductive plate moves up, shorting two upper interconnect wirings lines. Conversely, the conductive plate moves down when the voltage is applied to the lower electrode pair, while the upper electrode pair is grounded, shorting the two lower interconnect wiring lines and opening the upper wiring lines.Type: GrantFiled: July 12, 2007Date of Patent: February 9, 2010Assignee: International Business Machines CorporationInventors: Louis Hsu, Timothy Dalton, Lawrence Clevenger, Carl Radens, Kwong Hon Wong, Chih-Chao Yang
-
Publication number: 20090312046Abstract: A system and methodology for intelligent power management of wirelessly networked devices. The system provides for reliable wireless communication via a wireless power charging method and, a method to maintain power capacity of batteries in a wireless device. The batteries are charged via an RF harvesting unit embedded inside the wireless device. An intelligent wireless power charging system further comprises at least two batteries and at least two RF adaptor devices coupled to an AC power line. The first adaptor is set for data communication while the second adaptor is used to transmit the power. In addition, when a first battery is in use during active mode, the second battery is subjected to wireless charging.Type: ApplicationFiled: June 11, 2008Publication date: December 17, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Lawrence Clevenger, Timothy Dalton, Louis Hsu, Carl Radens
-
Patent number: 7545161Abstract: An on-chip circuit to quantitatively measure threshold voltage shifts of a MOSFET. The circuit includes a programmable Vt reference sensor; a programmable Vt monitoring sensor; and a comparator for receiving inputs from the reference and monitoring sensors providing an output flag signal. The shifting of the MOSFET device voltage threshold monitors process variations, geometry sensitivity, plasma damage, stress, and hot carriers and other device damages. The same circuit also measures voltage differences between any two nodes in an integrated circuit chip or wafer.Type: GrantFiled: August 2, 2007Date of Patent: June 9, 2009Assignee: International Business Machines CorporationInventors: Louis Hsu, Jong-Ru Guo, Ping-Chuan Wang, Zhijian Yang
-
Patent number: 7531407Abstract: Methods are provided for fabricating semiconductor IC (integrated circuit) chips having high-Q on-chip inductors formed on the chip backside and connected to integrated circuits on the chip frontside using through-wafer interconnects. For example, a semiconductor device with a backside integrated inductor includes a semiconductor substrate having a frontside, a backside and a buried insulating layer interposed between the front and backsides of the substrate. An integrated circuit is formed on the frontside of the semiconductor substrate and an integrated inductor is formed on the backside of the semiconductor substrate. An interconnection structure is formed through the buried insulating layer to connect the integrated inductor to the integrated circuit. The semiconductor substrate may be an SOI (silicon on insulator) structure.Type: GrantFiled: July 18, 2006Date of Patent: May 12, 2009Assignee: International Business Machines CorporationInventors: Lawrence Clevenger, Timothy Joseph Dalton, Louis Hsu, Carl Radens, Vidhya Ramachandran, Keith Kwong Hon Wong, Chih-Chao Yang
-
Publication number: 20090111235Abstract: Methods are provided for fabricating semiconductor IC (integrated circuit) chips having high-Q on-chip capacitors formed on the chip back-side and connected to integrated circuits on the chip front-side using through-wafer interconnects. In one aspect, a semiconductor device includes a semiconductor substrate having a front side, a back side, and a buried insulating layer interposed between the front and back sides of the substrate. An integrated circuit is formed on the front side of the semiconductor substrate, an integrated capacitor is formed on the back side of the semiconductor substrate, and an interconnection structure is formed through the buried insulating layer to connect the integrated capacitor to the integrated circuit.Type: ApplicationFiled: January 5, 2009Publication date: April 30, 2009Inventors: Lawrence Clevenger, Timothy Joseph Dalton, Louis Hsu, Carl Radens, Vidhya Ramachandran, Keith Kwong Hon Wong, Chih-Chao Yang
-
Publication number: 20090033355Abstract: An on-chip circuit to quantitatively measure threshold voltage shifts of a MOSFET. The circuit includes a programmable Vt reference sensor; a programmable Vt monitoring sensor; and a comparator for receiving inputs from the reference and monitoring sensors providing an output flag signal. The shifting of the MOSFET device voltage threshold monitors process variations, geometry sensitivity, plasma damage, stress, and hot carriers and other device damages. The same circuit also measures voltage differences between any two nodes in an integrated circuit chip or wafer.Type: ApplicationFiled: August 2, 2007Publication date: February 5, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Louis Hsu, Jong-Ru Guo, Ping-Chuan Wang, Zhijian Yang
-
Patent number: 7486114Abstract: A signal detector and method to detect the presence or absence of an incoming differential signal. The method nullifies the DC off-set of the signal detector so that it can detect a signal within a very narrow window. The common mode levels of the signal and reference paths are used for calibration which is done automatically by use of an embedded algorithm residing in a digital block. The calibration range and resolution are predetermined to cope with the technology, modeling, design methodology and human error.Type: GrantFiled: May 17, 2006Date of Patent: February 3, 2009Assignee: International Business Machines CorporationInventors: Minhan Chen, Louis Hsu, Joseph Natonio, Karl D. Selander, Michael A. Sorna, Steven J. Zier
-
Patent number: 7473979Abstract: Methods are provided for fabricating semiconductor IC (integrated circuit) chips having high-Q on-chip capacitors formed on the chip back-side and connected to integrated circuits on the chip front-side using through-wafer interconnects. In one aspect, a semiconductor device includes a semiconductor substrate having a front side, a back side, and a buried insulating layer interposed between the front and back sides of the substrate. An integrated circuit is formed on the front side of the semiconductor substrate, an integrated capacitor is formed on the back side of the semiconductor substrate, and an interconnection structure is formed through the buried insulating layer to connect the integrated capacitor to the integrated circuit.Type: GrantFiled: May 30, 2006Date of Patent: January 6, 2009Assignee: International Business Machines CorporationInventors: Lawrence Clevenger, Timothy Joseph Dalton, Louis Hsu, Carl Radens, Vidhya Ramachandran, Keith Kwong Hon Wong, Chih-Chao Yang
-
Publication number: 20080301597Abstract: A method for determining the root causes of fail patterns in integrated circuit chips is provide wherein a known integrated circuit chip layout is used to identify a plurality of potential defects and a plurality of potential fail patterns in the integrated circuit chip. Correlations between the potential defects and the potential fail patterns that result from those defects are identified. Based on this identification, the potential fail patterns are grouped by common potential defect. An actual integrated circuit chip that is manufactured in accordance with the test layout is tested for failure patterns. These failure patterns are then compared to the groupings of potential fail patterns. When a match is found, that is when a given group of fail patterns is found in the actual integrated circuit chip, then the potential defect associated with the potential fail patterns to which the actual fail patterns are matched is identified. This defect is the root cause of the failure pattern in the actual chip.Type: ApplicationFiled: May 29, 2007Publication date: December 4, 2008Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Howard Chen, Katherine V. Hawkins, Fook-Luen Heng, Louis Hsu, Xu Ouyang
-
Publication number: 20080170368Abstract: An apparatus for providing two-phase heat transfer for semiconductor devices includes a vapor chamber configured to carry a cooling liquid, the vapor chamber having a base section, and a plurality of three-dimensional (3D) shaped members. The plurality of 3D-shaped members have interior and exterior sidewalls, the 3D-shaped members being connected to the base section so that vapor carrying latent heat can reach the respective interior sidewalls and get transferred to the respective exterior sidewalls configured to be in contact with an external coolant. The vapor chamber is configured to be in contact with a semiconductor device in order to remove heat therefrom.Type: ApplicationFiled: February 15, 2008Publication date: July 17, 2008Applicant: International Business Machines CorporationInventors: Howard Chen, Hsichang Liu, Louis Hsu, Lawrence Mok
-
Publication number: 20080146181Abstract: A machine-readable medium thereupon stored a design structure; the design structure includes a receiver for a data communications system. The receiver includes a data path for receiving a data signal from a data channel, the data path comprising an automatic gain control (AGC) loop; and, a signal detector for generating a data valid signal indicative of the validity of the data signal in response to detection of the data signal on the channel exceeding a threshold and in dependence upon gain information from the AGC loop in the data path.Type: ApplicationFiled: March 6, 2008Publication date: June 19, 2008Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: James Mason, Louis Hsu, Phil J. Murfet, Gareth J. Nicholls
-
Publication number: 20080105969Abstract: A method of fabricating a semiconductor device includes etching a substrate formed on a backside of a semiconductor wafer to form a recess in the substrate, and forming a sputter film in the recess, the sputter film including a first material having a coefficient of thermal expansion (CTE) which is at least substantially equal to a CTE of the substrate, and a second material having a thermal conductivity which is greater than a thermal conductivity of the substrate.Type: ApplicationFiled: December 27, 2007Publication date: May 8, 2008Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Louis Hsu, Rajiv Joshi, Jack Mandelman
-
Publication number: 20080108220Abstract: An interconnect structure that includes a barrier-redundancy feature which is capable of avoiding a sudden open circuit after an electromigration (EM) failure as well as a method of forming the same are provided. In accordance with the present invention, the barrier-redundancy feature is located within preselected locations within the interconnect structure including in a wide line region, a thin line region or any combination thereof. The barrier-redundancy feature includes an electrical conductive material located between, and in contact with, a conductive line diffusion barrier of a conductive line and a via diffusion barrier of an overlying via. The presence of the inventive barrier-redundancy feature creates an electrical path between the via diffusion barrier along the sidewalls of the via and the conductive line diffusion barrier along the sidewalls of the conductive line.Type: ApplicationFiled: October 26, 2007Publication date: May 8, 2008Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Chih-Chao Yang, Louis Hsu
-
Patent number: 7369410Abstract: An apparatus for providing two-phase heat transfer for semiconductor devices includes a vapor chamber configured to carry a cooling liquid, the vapor chamber having base section, and a plurality of three-dimensional (3D) shaped members. The plurality of 3D-shaped members have interior and exterior sidewalls, the 3D-shaped members being connected to the base section so that vapor carrying latent heat can reach the respective interior sidewalls and get transferred to the respective exterior sidewalls configured to be in contact with an external coolant. The vapor chamber is configured to be in contact with a semiconductor device in order to remove heat therefrom.Type: GrantFiled: May 3, 2006Date of Patent: May 6, 2008Assignee: International Business Machines CorporationInventors: Howard Chen, Hsichang Liu, Louis Hsu, Lawrence Mok
-
Publication number: 20080092367Abstract: A method of fabricating a MEMS switch having a free moving inductive element within in micro-cavity guided by at least one inductive coil. The switch consists of an upper inductive coil at one end of a micro-cavity; optionally, a lower inductive coil; and a free-moving inductive element preferably made of magnetic material. The coils are provided with an inner permalloy core. Switching is achieved by passing a current through the upper coil, inducing a magnetic field unto the inductive element. The magnetic field attracts the free-moving inductive element upwards, shorting two open conductive wires, closing the switch. When the current flow stops or is reversed, the free-moving magnetic element drops back by gravity to the bottom of the micro-cavity and the conductive wires open. When the chip is not mounted with the correct orientation, the lower coil pulls the free-moving inductive element back at its original position.Type: ApplicationFiled: January 3, 2008Publication date: April 24, 2008Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Louis Hsu, Lawrence Clevenger, Timothy Dalton, Carl Radens, Keith Wong, Chih-Chao Yang
-
Publication number: 20080091961Abstract: A structure and method for power distribution to a network for an integrated circuit chip complex are provided. The chip complex has at least two sectors, each having at least one power providing connection with at least one of said connections beings individually addressable by, and isolatable from, a given power source. At least one MEMS is positioned to selectively connect and disconnect said at least one connection to and from said given power source.Type: ApplicationFiled: December 3, 2007Publication date: April 17, 2008Applicant: International Business Machines CorporationInventors: Hayden Cranford, Louis Hsu, James Mason
-
Publication number: 20080079172Abstract: A method for fabricating and back-end-of-line (BEOL) metalization structures includes simultaneous high-k and low-k dielectric regions. An interconnect structure includes a first inter-level dielectric (ILD) layer and a second ILD layer with the first ILD layer underlying the second ILD layer. A plurality of columnar air gaps is formed in the first ILD. The columnar air gap structure is created using a two-phase photoresist material for providing different etching selectivity during subsequent processing.Type: ApplicationFiled: November 14, 2007Publication date: April 3, 2008Applicant: International Business Machines CorporationInventors: Louis Hsu, Jack Mandelman, William Tonti, Chih-Chao Yang