Patents by Inventor Lucas Intile
Lucas Intile has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11811569Abstract: A sensor includes a sensing element to produce a sensing element signal and a processor responsive to the sensing element signal to generate a sensor output signal comprising a Single Edge Nibble Transmission (SENT) frame. The SENT frame includes a Status and Communication (SCN) nibble comprising a bit 0 and a bit 1 that represent a status of at least one internal diagnostic indicator and a plurality of data nibbles. At least one of the plurality of data nibbles includes a cyclic redundancy check (CRC), the CRC being an encoding of the bit 0 and the bit 1 of the SCN nibble and the plurality of data nibbles and at least one of the plurality of data nibbles includes a count that indicates a new frame, the CRC being at least a five bit value.Type: GrantFiled: September 1, 2020Date of Patent: November 7, 2023Assignee: Allegro MicroSystems, LLCInventors: Florencia Ferrer, Jesse Lapomardo, Lucas Intile
-
Publication number: 20220070035Abstract: A sensor includes a sensing element to produce a sensing element signal and a processor responsive to the sensing element signal to generate a sensor output signal comprising a Single Edge Nibble Transmission (SENT) frame. The SENT frame includes a Status and Communication (SCN) nibble comprising a bit 0 and a bit 1 that represent a status of at least one internal diagnostic indicator and a plurality of data nibbles. At least one of the plurality of data nibbles includes a cyclic redundancy check (CRC), the CRC being an encoding of the bit 0 and the bit 1 of the SCN nibble and the plurality of data nibbles and at least one of the plurality of data nibbles includes a count that indicates a new frame, the CRC being at least a five bit value.Type: ApplicationFiled: September 1, 2020Publication date: March 3, 2022Applicant: Allegro MicroSystems, LLCInventors: Florencia Ferrer, Jesse Lapomardo, Lucas Intile
-
Patent number: 11221203Abstract: In one aspect, a magnetic field sensor includes a magnetic field sensing element configured to detect changes in a magnetic field caused by a target and an encoder configured to process signals originating from the magnetic field element. The encoder is configured to generate a first output signal and a second output signal. In a non-fault state, the first and second output signals are 90 electrical degrees out of phase from one another, and in a fault state, the first and second output signals are in phase with each other.Type: GrantFiled: September 1, 2020Date of Patent: January 11, 2022Assignee: Allegro MicroSystems, LLCInventors: Florencia Ferrer, Jesse Lapomardo, Lautaro Casella, Lucas Intile
-
Patent number: 11128282Abstract: A system is provided, comprising: a plurality of flip-flops that are configured to receive a reset signal, each of the plurality of flip-flops having a respective output port, and each of the plurality of flip-flops being configured to assume a respective default state when the reset signal is set to a predetermined value; and a reset monitor circuit that is coupled to the respective output port of each of the plurality of flip-flops, the reset monitor circuit being configured to generate a status signal indicating whether each of the flip-flops has assumed the flip-flop's respective default state after the reset signal is set to the predetermined value, wherein assuming a respective default state by each of the plurality of flip-flops results in a predetermined bit string being stored in the plurality of flip-flops.Type: GrantFiled: February 3, 2020Date of Patent: September 21, 2021Assignee: Allegro MicroSystems, LLCInventors: Sergio Nicolás Deligiannis, Lucas Intile, Florencia Ferrer
-
Publication number: 20210239758Abstract: A system is provided, comprising: a plurality of flip-flops that are configured to receive a reset signal, each of the plurality of flip-flops having a respective output port, and each of the plurality of flip-flops being configured to assume a respective default state when the reset signal is set to a predetermined value; and a reset monitor circuit that is coupled to the respective output port of each of the plurality of flip-flops, the reset monitor circuit being configured to generate a status signal indicating whether each of the flip-flops has assumed the flip-flop's respective default state after the reset signal is set to the predetermined value, wherein assuming a respective default state by each of the plurality of flip-flops results in a predetermined bit string being stored in the plurality of flip-flops.Type: ApplicationFiled: February 3, 2020Publication date: August 5, 2021Applicant: Allegro MicroSystems, LLCInventors: Sergio Nicolás Deligiannis, Lucas Intile, Florencia Ferrer
-
Patent number: 11055165Abstract: In one aspect, an integrated circuit (IC) includes a multiplexor configured to receive data from a non-volatile memory and configured to receive data from a shadow memory, a shift register configured to generate a first signature from the data received from the non-volatile memory and configured to generate a second signature from the data received from the shadow memory; a signature storage configured to store the first signature; and a shadow memory checking controller configured to enable the multiplexor to send the data from the non-volatile memory to the shift register, and send a command to reload the shadow memory with data from the non-volatile memory in response to receiving an error flag. The IC also includes a comparator circuit configured to compare the first signature and the second signature and configured to send the error flag in response to the first signature and the second signature being different.Type: GrantFiled: November 26, 2019Date of Patent: July 6, 2021Assignee: Allegro MicroSystems, LLCInventors: Nicolas Rigoni, Fernando Orge, Lucas Intile, Nicolás Rafael Biberidis, Leandro Tozzi
-
Publication number: 20210157669Abstract: In one aspect, an integrated circuit (IC) includes a multiplexor configured to receive data from a non-volatile memory and configured to receive data from a shadow memory, a shift register configured to generate a first signature from the data received from the non-volatile memory and configured to generate a second signature from the data received from the shadow memory; a signature storage configured to store the first signature; and a shadow memory checking controller configured to enable the multiplexor to send the data from the non-volatile memory to the shift register, and send a command to reload the shadow memory with data from the non-volatile memory in response to receiving an error flag. The IC also includes a comparator circuit configured to compare the first signature and the second signature and configured to send the error flag in response to the first signature and the second signature being different.Type: ApplicationFiled: November 26, 2019Publication date: May 27, 2021Applicant: Allegro MicroSystems, LLCInventors: Nicolas Rigoni, Fernando Orge, Lucas Intile, Nicolás Rafael Biberidis, Leandro Tozzi