Patents by Inventor Ludovic Marc Larzul
Ludovic Marc Larzul has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9659118Abstract: Embodiments relate to the emulation of circuits, and representation of unknown states of signals. A disclosed system (and method and computer program product) includes an emulation environment to convert a digital signal of a DUT in a form capable of representing an unknown state. In addition, the disclosed system converts digital logic circuits such as Boolean logic, flip flops, latches, and memory circuits to be operable with signals having unknown states. Thus, an unknown state of a signal is indicated and propagated through digital logic circuits represented in a disclosed semantic to enable prompt detection of improper operation of the DUT, for example, due to power shut down or inadequate initialization.Type: GrantFiled: January 22, 2015Date of Patent: May 23, 2017Assignee: Synopsys, Inc.Inventors: Alexander Rabinovitch, Ludovic Marc Larzul
-
Publication number: 20170124305Abstract: Multiple computer systems each include at least one EDA tool that performs certain EDA functions. Each computer system also includes source code of a design with the names of source code elements and an encoding module that generates unique identifiers for the source code elements according to a specific encoding algorithm. The encoding module identifies each source code element included in the source code. For each source code element, the encoding module generates a unique identifier by applying the encoding algorithm to the name of the element. When electronic design information is going to be transmitted to another computer system and the electronic design information includes source code elements, the encoding module encodes the information by replacing each source code element with the unique identifier generated for the element.Type: ApplicationFiled: October 30, 2015Publication date: May 4, 2017Inventors: Ludovic Marc Larzul, Alexander Rabinovitch
-
Publication number: 20170083652Abstract: An emulator configured to emulate a DUT is connected to a client device. The client device includes a virtual machine that executes emulation processes against the emulated DUT. When a request is received to save the current state of the emulation environment, the virtual machine stops the execution of the emulation processes and transmits a request to the emulator for the emulator to stop the emulation of the DUT. The virtual machine transmits instructions to the emulator for the emulator to save its current state. The emulator provides to the client device emulator files that describe the current state of the components of the emulator. The emulator files are stored. The operating system of the virtual machine also creates virtual machine files that describe the current state of the virtual machine and stores the virtual machine files in association with the emulator files.Type: ApplicationFiled: September 18, 2015Publication date: March 23, 2017Inventors: Ludovic Marc Larzul, Frederic Dumoulin
-
Publication number: 20170083655Abstract: Embodiments relate an emulation environment that places debugging logic in a manner that connections between the debugging logic and logic components outputs can be efficiently routed. In one embodiment, the host system places the debugging logic after placing the logic components of the DUT, but before routing the logic components. In another embodiment, the host system places debugging logic after placing and routing logic components of the DUT. In another embodiment, for one or more emulator FPGAs, the host system places debugging logic units of the debugging logic evenly across the FPGA before placing logic components of the DUT.Type: ApplicationFiled: December 5, 2016Publication date: March 23, 2017Inventor: Ludovic Marc Larzul
-
Patent number: 9547739Abstract: Embodiments relate an emulation environment that places debugging logic in a manner that connections between the debugging logic and logic components outputs can be efficiently routed. In one embodiment, the host system places the debugging logic after placing the logic components of the DUT, but before routing the logic components. In another embodiment, the host system places debugging logic after placing and routing logic components of the DUT. In another embodiment, for one or more emulator FPGAs, the host system places debugging logic units of the debugging logic evenly across the FPGA before placing logic components of the DUT.Type: GrantFiled: May 18, 2015Date of Patent: January 17, 2017Assignee: Synopsys, Inc.Inventor: Ludovic Marc Larzul
-
Patent number: 9547040Abstract: Embodiments relate to the emulation of circuits, and detecting an event in a plurality of signals in an emulated circuit. A host system incorporates global event detection logic into a design under test (DUT). An emulator emulates the DUT along with the incorporated global event detection logic. The global event detection logic divides one clock cycle of the DUT into multiple time periods. During each time period of the clock cycle, the emulator selects a different subset of signals from the plurality of signals of the DUT. The emulator determines whether an event occurred for a signal from the subset during the clock cycle. If an event is detected, the emulator generates an output indicating an event was detected among the plurality of signals.Type: GrantFiled: May 4, 2015Date of Patent: January 17, 2017Assignee: Synopsys, Inc.Inventors: Ludovic Marc Larzul, Frederic Maxime Emirian, Sebastien Roger Delerse
-
Publication number: 20160371407Abstract: For a design under test (DUT) that is to be emulated, a host system partitions the DUT into multiple partitions and maps each partition to an FPGA of an emulator which will emulate the partition. The host system stores information describing to which FPGAs each component of the DUT has been mapped. Additionally, mapped to each FPGA is trace and injection logic that traces signals exchanged by the FPGA with other FPGAs during emulation of the DUT. After the emulation of the DUT is complete, if a user wishes to debug a component of the DUT, the FPGAs that are configured to emulate the component are identified. For each identified FPGA, the trace and injection logic injects previously traced signals into the logic of the FPGA in order to reemulate the component. The host system generates waveforms for the user that include signals traced during the reemulation of the component.Type: ApplicationFiled: June 19, 2015Publication date: December 22, 2016Inventor: Ludovic Marc Larzul
-
Publication number: 20160342725Abstract: A host system receives a description of a design under test (DUT) that includes multiple IP units and is to be emulated by an emulator. The host system compiles the description of the DUT, which includes synthesizing the description, partitioning the DUT, and mapping the partitions to FPGAs included in the emulator that will emulate the DUT. Each IP unit is part of a single partition or partitioned into multiple partitions and mapped to a different set of FPGAs. The host system identifies connections in the DUT between IP units. The host system designates one or more FPGAs of the emulator that have not been allocated to emulate IP units as interface FPGAs. The host system determines a route for each of the identified connections through one of the interface FPGAs. The connections are routed so that there are no direct connections between the sets of FPGAs of two IP units.Type: ApplicationFiled: May 18, 2015Publication date: November 24, 2016Inventor: Ludovic Marc Larzul
-
Publication number: 20160342721Abstract: Embodiments relate an emulation environment that places debugging logic in a manner that connections between the debugging logic and logic components outputs can be efficiently routed. In one embodiment, the host system places the debugging logic after placing the logic components of the DUT, but before routing the logic components. In another embodiment, the host system places debugging logic after placing and routing logic components of the DUT. In another embodiment, for one or more emulator FPGAs, the host system places debugging logic units of the debugging logic evenly across the FPGA before placing logic components of the DUT.Type: ApplicationFiled: May 18, 2015Publication date: November 24, 2016Inventor: LUDOVIC MARC LARZUL
-
Publication number: 20160327609Abstract: Embodiments relate to the emulation of circuits, and detecting an event in a plurality of signals in an emulated circuit. A host system incorporates global event detection logic into a design under test (DUT). An emulator emulates the DUT along with the incorporated global event detection logic. The global event detection logic divides one clock cycle of the DUT into multiple time periods. During each time period of the clock cycle, the emulator selects a different subset of signals from the plurality of signals of the DUT. The emulator determines whether an event occurred for a signal from the subset during the clock cycle. If an event is detected, the emulator generates an output indicating an event was detected among the plurality of signals.Type: ApplicationFiled: May 4, 2015Publication date: November 10, 2016Inventors: LUDOVIC MARC LARZUL, FREDERIC MAXIME EMIRIAN, SEBASTIEN ROGER DELERSE
-
Publication number: 20160328499Abstract: An emulation environment includes a host system and an emulator. The host system configures the emulator to emulate a design under test (DUT) and the emulator emulates the DUT accordingly. During emulation, the emulator traces limited signals of the DUT and stores values of the traced signals. When values of certain signals of the DUT are needed for analysis or verification of the DUT but the signals were not traced by the emulator, the host system simulates one or more sections of the DUT to obtain values of the signals. Signals traced by the emulator are used as inputs to simulate the one or more sections.Type: ApplicationFiled: January 26, 2016Publication date: November 10, 2016Inventors: Ludovic Marc Larzul, Alexander Rabinovitch
-
Publication number: 20160314232Abstract: FPGAs of the emulator include core logic that is configured to emulate circuitry of a DUT. Additionally, emulator FPGAs include a trace memory that stores values of traced signals. As the core logic of an FPGA emulates circuitry of a DUT, certain signals of the DUT are traced. The values of the traced DUT signals are transmitted from the core logic to the trace memory within the FPGA for storage. The traced signal values are transmitted from the core logic to the trace memory through one or more scan chains that are built into the silicon of the FPGA. In one embodiment, traced signal values transmitted to the trace memory pass through a compression unit built into the FPGA. The compression unit performs a compression algorithm on the traced signal values.Type: ApplicationFiled: February 29, 2016Publication date: October 27, 2016Inventor: Ludovic Marc Larzul
-
Publication number: 20160217235Abstract: Embodiments relate to the emulation of circuits, and representation of unknown states of signals. A disclosed system (and method and computer program product) includes an emulation environment to convert a digital signal of a DUT in a form capable of representing an unknown state. In addition, the disclosed system converts digital logic circuits such as Boolean logic, flip flops, latches, and memory circuits to be operable with signals having unknown states. Thus, an unknown state of a signal is indicated and propagated through digital logic circuits represented in a disclosed semantic to enable prompt detection of improper operation of the DUT, for example, due to power shut down or inadequate initialization.Type: ApplicationFiled: January 22, 2015Publication date: July 28, 2016Inventors: ALEXANDER RABINOVITCH, LUDOVIC MARC LARZUL
-
Publication number: 20160217236Abstract: Embodiments relate to the emulation of circuits, and representation of unknown states of signals. A disclosed system (and method and computer program product) includes an emulation environment to convert a digital signal of a DUT in a form capable of representing an unknown state. In addition, the disclosed system converts digital logic circuits such as Boolean logic, flip flops, latches, and memory circuits to be operable with signals having unknown states. Thus, an unknown state of a signal is indicated and propagated through digital logic circuits represented in a disclosed semantic to enable prompt detection of improper operation of the DUT, for example, due to power shut down or inadequate initialization.Type: ApplicationFiled: January 22, 2015Publication date: July 28, 2016Inventors: ALEXANDER RABINOVITCH, LUDOVIC MARC LARZUL
-
Publication number: 20160098504Abstract: Embodiments relate to the emulation of circuits, and tracking states of signals in an emulated circuit for performing power analysis. A host system incorporates power analysis logic into a design under test (DUT). An emulator emulates the DUT along with the incorporated power analysis logic. Based on the power analysis logic, during a power analysis clock cycle, the emulator selects a signal from a plurality of signals of the DUT. The emulator determines whether a state event is detected for the selected signal. If the state event is detected, a state count is updated for the selected signal that indicates a number of state events detected for the selected signal during emulation of the DUT. If the state count reaches a threshold number based on the update, the emulator transmits a count update signal to the host system indicating that the state count reached the threshold number.Type: ApplicationFiled: October 6, 2014Publication date: April 7, 2016Inventors: LUDOVIC MARC LARZUL, FREDERIC MAXIME EMIRIAN
-
Publication number: 20160098505Abstract: An emulation environment includes a host system and an emulator. The host system configures the emulator to load a design under test (DUT) and the emulator emulates the DUT. The emulator includes one or more design field-programmable gate arrays (FPGAs) that emulate the DUT. In addition, the emulator includes at least one system FPGA with a logic analyzer and multiple virtual FPGA. The virtual FPGAs emulate sections of the DUT. By the virtual FPGAs emulating sections of the DUT, the logic analyzer is able to obtain for performing logic analysis certain signals from the virtual FPGAs, rather than from the design FPGAs.Type: ApplicationFiled: October 6, 2014Publication date: April 7, 2016Inventor: LUDOVIC MARC LARZUL
-
Patent number: 9286424Abstract: An emulation environment includes a host system and an emulator. The host system configures the emulator to emulate a design under test (DUT) and the emulator emulates the DUT accordingly. During emulation, the emulator traces limited signals of the DUT and stores values of the traced signals. When values of certain signals of the DUT are needed for analysis or verification of the DUT but the signals were not traced by the emulator, the host system simulates one or more sections of the DUT to obtain values of the signals. Signals traced by the emulator are used as inputs to simulate the one or more sections.Type: GrantFiled: May 4, 2015Date of Patent: March 15, 2016Assignee: Synopsys, Inc.Inventors: Ludovic Marc Larzul, Alexander Rabinovitch