Patents by Inventor LuVerne R. Peterson
LuVerne R. Peterson has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8596864Abstract: A temperature sensor generates a digital output signal representative of the absolute temperature of the sensor. The sensor includes a first circuit configured to generate a complementary to absolute temperature (CTAT) voltage signal and a second circuit configured to generate a proportional to absolute temperature (PTAT) current signal. A comparator receives the CTAT and PTAT signals and generates a comparison signal based on a comparison between the signals. A converter circuit receives the comparison signal and generates a digital output signal based on the comparison signal. The digital output signal is representative of the temperature of the sensor.Type: GrantFiled: March 10, 2011Date of Patent: December 3, 2013Assignee: Toshiba America Electronic Components, Inc.Inventor: Luverne R. Peterson
-
Patent number: 8262286Abstract: A temperature sensor generates a digital output signal representative of the absolute temperature of the sensor. The sensor includes a first circuit configured to generate a complementary to absolute temperature (CTAT) voltage signal and a second circuit configured to generate a proportional to absolute temperature (PTAT) current signal. A comparator receives the CTAT and PTAT signals and generates a comparison signal based on a comparison between the signals. A converter circuit receives the comparison signal and generates a digital output signal based on the comparison signal. The digital output signal is representative of the temperature of the sensor.Type: GrantFiled: November 18, 2008Date of Patent: September 11, 2012Assignee: Toshiba America Electronic Components, Inc.Inventors: Luverne R. Peterson, James R. Welch
-
Publication number: 20110158286Abstract: A temperature sensor generates a digital output signal representative of the absolute temperature of the sensor. The sensor includes a first circuit configured to generate a complementary to absolute temperature (CTAT) voltage signal and a second circuit configured to generate a proportional to absolute temperature (PTAT) current signal. A comparator receives the CTAT and PTAT signals and generates a comparison signal based on a comparison between the signals. A converter circuit receives the comparison signal and generates a digital output signal based on the comparison signal. The digital output signal is representative of the temperature of the sensor.Type: ApplicationFiled: March 10, 2011Publication date: June 30, 2011Inventor: Luverne R. PETERSON
-
Patent number: 7893731Abstract: A non-inverting AC/DC input buffer combines the desirable characteristics of an alternating current (AC) input buffer including low delay, high speed, and high input voltage swing range with the desirable characteristics of a direct current (DC) input buffer including stability, reliability, and ‘automatic’ high and low data setup. The AC/DC buffer includes logic to help prevent the DC input buffer from interfering with the AC input buffer until the DC input buffer has completed its operations on a transitioning input. The DC buffer is configured to enable the AC buffer to process low input voltage swings such as, for example, voltage swings less than the difference in power supply voltages.Type: GrantFiled: November 19, 2008Date of Patent: February 22, 2011Assignee: Toshiba America Electronic Components, Inc.Inventor: Luverne R. Peterson
-
Publication number: 20100123484Abstract: A non-inverting AC/DC input buffer combines the desirable characteristics of an alternating current (AC) input buffer including low delay, high speed, and high input voltage swing range with the desirable characteristics of a direct current (DC) input buffer including stability, reliability, and ‘automatic’ high and low data setup. The AC/DC buffer includes logic to help prevent the DC input buffer from interfering with the AC input buffer until the DC input buffer has completed its operations on a transitioning input. The DC buffer is configured to enable the AC buffer to process low input voltage swings such as, for example, voltage swings less than the difference in power supply voltages.Type: ApplicationFiled: November 19, 2008Publication date: May 20, 2010Inventor: Luverne R. PETERSON
-
Publication number: 20100124251Abstract: A temperature sensor generates a digital output signal representative of the absolute temperature of the sensor. The sensor includes a first circuit configured to generate a complementary to absolute temperature (CTAT) voltage signal and a second circuit configured to generate a proportional to absolute temperature (PTAT) current signal. A comparator receives the CTAT and PTAT signals and generates a comparison signal based on a comparison between the signals. A converter circuit receives the comparison signal and generates a digital output signal based on the comparison signal. The digital output signal is representative of the temperature of the sensor.Type: ApplicationFiled: November 18, 2008Publication date: May 20, 2010Inventors: Luverne R. Peterson, James R. Welch
-
Patent number: 7429882Abstract: An inverting input buffer that uses the best features of an AC input buffer (low delay, high speed, high input voltage swing range) and a DC input buffer (stability, reliability, ‘automatic’ high and low data setup, input VIL and VIH “Voltage Input Low” and “Voltage Input High” margins). The delay though the buffer with a nominal load is very small. Optionally, a voltage tolerant input circuit is coupled to the DC input, which enables the DC input buffer to tolerate higher voltage swings, thus allowing a single buffer to switch both high (e.g. 2.5 volts-5 volts in a 1.2 volt system) and low input voltages (e.g. below 2.5 volts in a 1.2 volt system).Type: GrantFiled: June 8, 2006Date of Patent: September 30, 2008Assignee: Toshiba America Electronic Components, Inc.Inventor: Luverne R. Peterson
-
Publication number: 20070285134Abstract: An inverting input buffer that uses the best features of an AC input buffer (low delay, high speed, high input voltage swing range) and a DC input buffer (stability, reliability, ‘automatic’ high and low data setup, input VIL and VIH “Voltage Input Low” and “Voltage Input High” margins). The delay though the buffer with a nominal load is very small. Optionally, a voltage tolerant input circuit is coupled to the DC input, which enables the DC input buffer to tolerate higher voltage swings, thus allowing a single buffer to switch both high (e.g. 2.5 volts-5 volts in a 1.2 volt system) and low input voltages (e.g. below 2.5 volts in a 1.2 volt system).Type: ApplicationFiled: June 8, 2006Publication date: December 13, 2007Inventor: Luverne R. Peterson
-
Patent number: 6400592Abstract: A CAM cell design methodology and a method of pre-charge and comparison timing is disclosed. A CAM cell utilizing this design methodology includes a P-channel transistor configured to communicate a comparison result to a match line using the Miller effect. In one embodiment, the CAM cell further includes a positive comparison bit line, a negative comparison bit line, a first dual-ended CAM memory core cell configured to store data, a second dual-ended CAM memory core cell configured to store masking data, comparison circuitry, and a second P-channel transistor configured to communicate a masked state to the match line.Type: GrantFiled: September 9, 2000Date of Patent: June 4, 2002Assignee: Cadence Design Systems, Inc.Inventor: LuVerne R. Peterson
-
Patent number: 6331942Abstract: A CAM cell design methodology and a method of pre-charge and comparison timing is disclosed. A CAM cell utilizing this design methodology includes grounding circuitry and a P-channel transistor configured to communicate a comparison result to a match line using the Miller effect. In one embodiment, the CAM cell further includes a positive comparison bit line, a negative comparison bit line, a first dual-ended CAM memory core cell configured to store data, a second dual-ended CAM memory core cell configured to store masking data, comparison circuitry, and a second P-channel transistor configured to communicate a masked state to the match line.Type: GrantFiled: September 9, 2000Date of Patent: December 18, 2001Assignee: Tality, L.P.Inventor: LuVerne R. Peterson
-
Patent number: 5345113Abstract: An electronic control module reduces ringing in the digital signals on a transmission line which has multiple transmitters, receivers, and parasitic inductors and capacitors coupled to the line. Preferably, a copy of this control module is provided at each node on the line which has a transmitter and/or receiver. Each copy of the control module has three main parts--a sensing circuit, a pulse generating circuit, and a switching circuit. The sensing circuit is coupled to the transmission line, and it generates a control signal when the digital signal on the transmission line changes from a low voltage to a high voltage. The pulse generating circuit receives the control signal and responds by generating a single pulse. The switching circuit receives the pulse and, in response, couples a high supply voltage to the transmission line while the pulse occurs.Type: GrantFiled: May 19, 1993Date of Patent: September 6, 1994Assignee: Unisys CorporationInventor: LuVerne R. Peterson
-
Patent number: 5166660Abstract: A random access compare array, on an integrated circuit chip is comprised of a plurality of multi-bit comparator circuits. Each comparator circuit is coupled to a respective multi-bit register; and, each comparator circuit is also coupled to an address distribution circuit which receives a compare address and sends the compare address to all of the comparator circuits. A respective match signal is generated by each comparator circuit which indicates when the compare address and the content of the register that is coupled to the comparator are equal. Also, operating in parallel with the generation of the match signals is a match selection circuit which receives a select address and in response passes one match signal to a single output pin. Due to the parallel operation of the compare-select circuits, the speed of operation is greatly increased; and due to the selective passing of any of the match signals to a single output pin, the size of the array is not pin limited.Type: GrantFiled: September 19, 1991Date of Patent: November 24, 1992Assignee: UNISYS CorporationInventors: LuVerne R. Peterson, Cevat Kumbasar
-
Patent number: 5146424Abstract: A digital adder module has a carry-in terminal, N pairs of data terminals, N sum terminals, and a carry-out terminal. A high-speed low-capacitance carry bypass signal path couples the carry-in terminal to the carry-out terminal. In one preferred embodiment, the capacitance of the bypass path is due solely to one transistor channel plus one transistor drain plus one internal logic gate plus interconnections between them.Type: GrantFiled: November 21, 1991Date of Patent: September 8, 1992Assignee: Unisys CorporationInventors: LuVerne R. Peterson, Laurence P. Flora
-
Patent number: 4942398Abstract: A digital translator, on a semiconductor chip that contains N-channel transistors and P-channel transistors which have threshold voltages that vary about respective nominal values, includes an input/output module which is made of the transistors and which receives a digital input signal at two voltage levels and in response generates a digital output signal at two different voltage levels. To compensate for the threshold variations and thereby stabilize the voltage levels of the output signal, the translator also includes a voltage generator which produces a reference voltage for the input/output module.Type: GrantFiled: March 21, 1989Date of Patent: July 17, 1990Assignee: Unisys CorporationInventor: LuVerne R. Peterson
-
Patent number: 4839848Abstract: A multiplier circuit is comprised of multiple arrays of logic cells. Each array has input lines for receiving two multibit binary numbers that are to be multiplied together; and each logic cell includes an AND gate for producing single power product terms by multiplying together one bit from each of the two numbers. These cells are arranged in the arrays such that the total quantity of single power product terms of any particular power in the respective arrays is within 30% of each other. One subset of cells of each array also includes a respective two-bit adder, and another subset of cells of each array includes a respective three-bit adder. These two-bit and three-bit adders are interconnected within each array to form an intermediate result, in parallel with the other arrays, which consists of a partial sum of all product terms in the array together with no more than one remaining carry-in for each bit of that partial sum.Type: GrantFiled: September 14, 1987Date of Patent: June 13, 1989Assignee: Unisys CorporationInventors: LuVerne R. Peterson, Michael A. Rehart
-
Patent number: 4719627Abstract: An error-correcting memory system includes a storage module which receives an address during a read cycle and which reads data bits and check bits at the address, and it further includes a low DC power logic circuit which corrects errors in the data bits by decoding multiple minterms from the check bits; wherein the logic circuit is comprised of: a plurality of logic gates, one for generating each of the minterms by passing a constant power dissipating current to selectively decode the check bits; a control circuit for generating a control signal that is in one state during only a small fraction of the read cycle and is otherwise in an opposite state; and an enabling circuit, coupled between the control circuit and the logic gates, for enabling their selective decoding by permitting the constant current to flow through the gates only while the control signal is in its one state.Type: GrantFiled: March 3, 1986Date of Patent: January 12, 1988Assignee: Unisys CorporationInventors: LuVerne R. Peterson, Stephen J. Chung Chan
-
Patent number: 4698812Abstract: An error-correcting memory system includes a storage module which receives an address and which reads data bits and check bits at the address, and it further includes a zero DC power gate array which corrects errors in the data bits by decoding multiple minterms from the check bits; wherein the gate array is comprised of: a plurality of capacitors, one for each of the minterms; a control circuit for generating a control signal that is in one state when the minterms are to be detected and is otherwise in an opposite state; a charging circuit, coupled between the control circuit and the capacitors, for charging all of the capacitors only when the control signal is in its opposite state; and a discharging circuit, coupled between the control circuit and the capacitors, for indicating the presence of the minterms by selectively discharging the capacitors as a selectable decode of the check bits only when the control signal is in its one state.Type: GrantFiled: March 3, 1986Date of Patent: October 6, 1987Assignee: Unisys CorporationInventor: LuVerne R. Peterson
-
Patent number: 4517662Abstract: A magnetic bubble memory (of the type that has a magnetic film, a plurality of magnetic bubbles in the film, and an insulating layer over the film) includes an improved electromagnetic structure on the insulating layer for stretching the bubbles to aid in their detection; which structure is comprised of a plurality of elongated permalloy elements on the insulator and arranged in spaced apart rows with only one of the elements per row; each element has a pattern that is X-shaped which repeats along the element in the direction of elongation; the X in the pattern has two short legs and two long legs; and the pattern is repeated such that the short legs of one X join with the long legs of the next X.Type: GrantFiled: June 29, 1983Date of Patent: May 14, 1985Assignee: Burroughs CorporationInventor: LuVerne R. Peterson
-
Patent number: 4511995Abstract: A magnetic bubble memory includes a planar magnetic film containing a plurality of magnetic bubbles which move in response to a magnetic field that rotates the film's plane; and further includes an improved mechanism for detecting the bubbles comprised of: a pair of elongated magnetoresistive members that lie over the film alongside of one another; the members having fingers that extend towards each other along the direction of elongation; the fingers of one member being interdigitated with the fingers of the other member such that they mesh together but do not touch; the fingers being interdigitated at angles of less than 180.degree. so that magnetic poles which attract the bubbles are sequentially induced in the fingers of only one member, in the fingers of both members, and in the fingers of only the other member by each rotation of the field.Type: GrantFiled: June 29, 1983Date of Patent: April 16, 1985Assignee: Burroughs CorporationInventor: LuVerne R. Peterson
-
Patent number: 4508977Abstract: This disclosure relates to a programmable logic array having an AND array disposed for receiving n input signals, an OR array providing k output signals on k output lines and m term lines coupling the AND and OR arrays together. New and improved AND and OR arrays are disclosed wherein the AND array includes n X m cells and each cell has first and second transistor means coupled in series between one of the term lines and a reference potential. Each cell includes a storage element that has an output terminal coupled to the control element of the first transistor means and one of the n input terminals is coupled to the control element of the second transistor means. The OR array includes m X k cells wherein each cell has third and fourth transistor means coupled in series between one of said output lines and a reference potential.Type: GrantFiled: January 11, 1983Date of Patent: April 2, 1985Assignee: Burroughs CorporationInventors: David W. Page, LuVerne R. Peterson