Patents by Inventor Madhu Saravana Sibi Govindan
Madhu Saravana Sibi Govindan has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11182166Abstract: According to one general aspect, an apparatus may include a branch prediction circuit configured to predict if a branch instruction will be taken or not. The apparatus may include a branch target buffer circuit configured to store a memory segment empty flag that indicates whether or not the memory segment after a target address includes at least one other branch instruction, wherein the memory segment empty flag was created during a commit stage of a prior occurrence of the branch instruction. The branch prediction circuit may be configured to skip over the memory segment if the memory segment empty flag indicates a lack of other branch instruction(s).Type: GrantFiled: September 4, 2019Date of Patent: November 23, 2021Inventors: Madhu Saravana Sibi Govindan, Fuzhou Zou, Anhdung Ngo, Wichaya Top Changwatchai, Monika Tkaczyk, Gerald David Zuraski, Jr.
-
Patent number: 11169810Abstract: According to one general aspect, an apparatus may include an instruction fetch unit circuit configured to retrieve instructions from a memory. The apparatus may include an instruction decode unit configured to convert instructions into one or more micro-operations that are provided to an execution unit circuit. The apparatus may also include a micro-operation cache configured to store micro-operations. The apparatus may further include a branch prediction circuit configured to: determine when a kernel of instructions is repeating, store at least a portion of the kernel within the micro-operation cache, and provide the stored portion of the kernel to the execution unit circuit without the further aid of the instruction decode unit circuit.Type: GrantFiled: April 3, 2019Date of Patent: November 9, 2021Inventors: Ryan J. Hensley, Fuzhou Zou, Monika Tkaczyk, Eric C. Quinnell, James David Dundas, Madhu Saravana Sibi Govindan
-
Patent number: 11113063Abstract: According to one general aspect, an apparatus may include a main-branch target buffer (BTB). The apparatus may include a micro-BTB separate from and smaller than the main-BTB, and configured to produce prediction information associated with a branching instruction. The apparatus may include a micro-BTB confidence counter configured to measure a correctness of the prediction information produced by the micro-BTB. The apparatus may further include a micro-BTB misprediction rate counter configured to measure a rate of mispredictions produced by the micro-BTB. The apparatus may also include a micro-BTB enablement circuit configured to enable a usage of the micro-BTB's prediction information, based, at least in part, upon the values of the micro-BTB confidence counter and the micro-BTB misprediction rate counter.Type: GrantFiled: September 9, 2019Date of Patent: September 7, 2021Inventors: James David Dundas, Xiaoxin Fan, Shashank Nemawarkar, Madhu Saravana Sibi Govindan
-
Publication number: 20200401409Abstract: According to one general aspect, an apparatus may include a main-branch target buffer (BTB). The apparatus may include a micro-BTB separate from and smaller than the main-BTB, and configured to produce prediction information associated with a branching instruction. The apparatus may include a micro-BTB confidence counter configured to measure a correctness of the prediction information produced by the micro-BTB. The apparatus may further include a micro-BTB misprediction rate counter configured to measure a rate of mispredictions produced by the micro-BTB. The apparatus may also include a micro-BTB enablement circuit configured to enable a usage of the micro-BTB's prediction information, based, at least in part, upon the values of the micro-BTB confidence counter and the micro-BTB misprediction rate counter.Type: ApplicationFiled: September 9, 2019Publication date: December 24, 2020Inventors: James David DUNDAS, Xiaoxin FAN, Shashank NEMAWARKAR, Madhu Saravana Sibi GOVINDAN
-
Publication number: 20200371811Abstract: According to one general aspect, an apparatus may include a branch prediction circuit configured to predict if a branch instruction will be taken or not. The apparatus may include a branch target buffer circuit configured to store a memory segment empty flag that indicates whether or not the memory segment after a target address includes at least one other branch instruction, wherein the memory segment empty flag was created during a commit stage of a prior occurrence of the branch instruction. The branch prediction circuit may be configured to skip over the memory segment if the memory segment empty flag indicates a lack of other branch instruction(s).Type: ApplicationFiled: September 4, 2019Publication date: November 26, 2020Inventors: Madhu Saravana Sibi GOVINDAN, Fuzhou ZOU, Anhdung NGO, Wichaya Top CHANGWATCHAI, Monika TKACZYK, Gerald David ZURASKI, JR.
-
Publication number: 20200210190Abstract: According to one general aspect, an apparatus may include an instruction fetch unit circuit configured to retrieve instructions from a memory. The apparatus may include an instruction decode unit configured to convert instructions into one or more micro-operations that are provided to an execution unit circuit. The apparatus may also include a micro-operation cache configured to store micro-operations. The apparatus may further include a branch prediction circuit configured to: determine when a kernel of instructions is repeating, store at least a portion of the kernel within the micro-operation cache, and provide the stored portion of the kernel to the execution unit circuit without the further aid of the instruction decode unit circuit.Type: ApplicationFiled: April 3, 2019Publication date: July 2, 2020Inventors: Ryan J. HENSLEY, Fuzhou ZOU, Monika TKACZYK, Eric C. QUINNELL, James David DUNDAS, Madhu Saravana Sibi GOVINDAN
-
Patent number: 9958921Abstract: A method includes controlling a power limit of a computing system based on a determined skin temperature of at least one location on an outer surface of a device housing the computing system. A processor includes a processing unit and a power management controller to control a power limit of the processing unit based on a determined skin temperature of at least one location on an outer surface of a device housing the processor.Type: GrantFiled: March 9, 2015Date of Patent: May 1, 2018Assignee: Advanced Micro Devices, Inc.Inventors: Ashish Jain, Benjamin David Bates, Ali Akbar Merrikh, Samuel David Naffziger, Steven Frederick Liepe, Madhu Saravana Sibi Govindan
-
Patent number: 9904623Abstract: A system includes a functional unit, at least one cache coupled to the functional unit, and a power management unit coupled to the functional unit and the at least one cache, the power management unit configured to trigger the functional unit to initiate prefetching of data to repopulate the at least one cache prior to a predicted exit of the functional unit from an idle mode to an active mode. The system further may include a prediction unit to predict the exit from the idle mode for the functional unit as occurring a predetermined duration from an entry into the idle mode. The prediction unit may determine the predetermined duration based on a history of idle mode durations indicative of durations of previous instances in which the functional unit was in the idle mode.Type: GrantFiled: May 1, 2015Date of Patent: February 27, 2018Assignee: Advanced Micro Devices, Inc.Inventors: Madhu Saravana Sibi Govindan, William Lloyd Bircher, Aniruddha Dasgupta, Dongyuan Zhan
-
Patent number: 9851777Abstract: Power gating decisions can be made based on measures of cache dirtiness. Analyzer logic can selectively power gate a component of a processor system based on a cache dirtiness of one or more caches associated with the component. The analyzer logic may power gate the component when the cache dirtiness exceeds a threshold and may maintains the component in an idle state when the cache dirtiness does not exceed the threshold. Idle time prediction logic may be used to predict a duration of an idle time of the component. The analyzer logic may then selectively power gates the component based on the cache dirtiness and the predicted idle time.Type: GrantFiled: January 2, 2014Date of Patent: December 26, 2017Assignee: Advanced Micro Devices, Inc.Inventors: Manish Arora, Indrani Paul, Yasuko Eckert, Nuwan S. Jayasena, Srilatha Manne, Madhu Saravana Sibi Govindan, William L. Bircher
-
Patent number: 9720487Abstract: Durations of power management states are predicted on a per-process basis. Some embodiments include storing, in one or more data structures associated with one or more processes, information indicating previous durations of a power management state associated with the process(es). Some embodiments also include predicting a subsequent duration of the power management state for the process(es) using information stored in the data structure(s).Type: GrantFiled: January 10, 2014Date of Patent: August 1, 2017Assignee: Advanced Micro Devices, Inc.Inventors: William L. Bircher, Madhu Saravana Sibi Govindan, Manish Arora, Michael J. Schulte, Nuwan S. Jayasena
-
Publication number: 20160321183Abstract: A system includes a functional unit, at least one cache coupled to the functional unit, and a power management unit coupled to the functional unit and the at least one cache, the power management unit configured to trigger the functional unit to initiate prefetching of data to repopulate the at least one cache prior to a predicted exit of the functional unit from an idle mode to an active mode. The system further may include a prediction unit to predict the exit from the idle mode for the functional unit as occurring a predetermined duration from an entry into the idle mode. The prediction unit may determine the predetermined duration based on a history of idle mode durations indicative of durations of previous instances in which the functional unit was in the idle mode.Type: ApplicationFiled: May 1, 2015Publication date: November 3, 2016Inventors: Madhu Saravana Sibi Govindan, William Lloyd Bircher, Aniruddha Dasgupta, Dongyuan Zhan
-
Publication number: 20160266629Abstract: A method includes adjusting a maximum skin temperature threshold of a device based on a device state, adjusting a power limit for the device based on the adjusted maximum skin temperature threshold, and operating the device based on the adjusted power limit. A processor includes a processing unit and a power management controller to adjust a maximum skin temperature threshold based on a device state and adjust a power limit for the processing unit based on the adjusted maximum skin temperature threshold.Type: ApplicationFiled: March 9, 2015Publication date: September 15, 2016Inventors: Ali Akbar Merrikh, Ashish Jain, Benjamin David Bates, Yasuko Eckert, Indrani Paul, Wei Huang, Manish Arora, Alexander Joseph Branover, Sridhar V. Gada, Andrew McNamara, Samuel David Naffziger, Steven Frederick Liepe, Madhu Saravana Sibi Govindan
-
Publication number: 20160266628Abstract: A method includes controlling a power limit of a computing system based on a determined skin temperature of at least one location on an outer surface of a device housing the computing system. A processor includes a processing unit and a power management controller to control a power limit of the processing unit based on a determined skin temperature of at least one location on an outer surface of a device housing the processor.Type: ApplicationFiled: March 9, 2015Publication date: September 15, 2016Inventors: Ashish Jain, Benjamin David Bates, Ali Akbar Merrikh, Samuel David Naffziger, Steven Frederick Liepe, Madhu Saravana Sibi Govindan
-
Patent number: 9442557Abstract: The described embodiments include a computing device with one or more entities (processor cores, processors, etc.). In some embodiments, during operation, a thermal power management unit in the computing device uses a linear prediction to compute a predicted duration of a next idle period for an entity based on the duration of one or more previous idle periods for the entity. Based on the predicted duration of the next idle period, the thermal power management unit configures the entity to operate in a corresponding idle state.Type: GrantFiled: November 8, 2013Date of Patent: September 13, 2016Assignee: ADVANCED MICRO DEVICES, INC.Inventors: Manish Arora, Nuwan S. Jayasena, Yasuko Eckert, Madhu Saravana Sibi Govindan, William L. Bircher, Michael J. Schulte, Srilatha Manne
-
Patent number: 9372803Abstract: A system and method are presented. Some embodiments include a processing unit, at least one memory coupled to the processing unit, and at least one cache coupled to the processing unit and divided into a series of blocks, wherein at least one of the series of cache blocks includes data identified as being in a modified state. The modified state data is flushed by writing the data to the at least one memory based on a write back policy and the aggressiveness of the policy is based on at least one factor including the number of idle cores, the proximity of the last cache flush, the activity of the thread associated with the data, and which cores are idle and if the idle core is associated with the data.Type: GrantFiled: December 20, 2012Date of Patent: June 21, 2016Assignee: Advanced Micro Devices, Inc.Inventors: Srilatha Manne, Michael Schulte, Lloyd Bircher, Madhu Saravana Sibi Govindan, Yasuko Eckert
-
Patent number: 9317096Abstract: Methods, systems, and media are provided for power management. The power management includes, but is not limited to storing at a computer system a history of canceled entries into a low power state that interrupted a transition of the unit from an active mode to the low power state and disallowing transition of the unit into the low power state when a number of canceled entries indicated by the history of canceled entries exceeds a canceled entry threshold.Type: GrantFiled: December 18, 2012Date of Patent: April 19, 2016Assignee: ADVANCED MICRO DEVICES, INC.Inventors: William L. Bircher, Madhu Saravana Sibi Govindan, Brian E. Waldecker
-
Publication number: 20150198991Abstract: Durations of power management states are predicted on a per-process basis. Some embodiments include storing, in one or more data structures associated with one or more processes, information indicating previous durations of a power management state associated with the process(es). Some embodiments also include predicting a subsequent duration of the power management state for the process(es) using information stored in the data structure(s).Type: ApplicationFiled: January 10, 2014Publication date: July 16, 2015Applicant: Advanced Micro Devices, Inc.Inventors: William L. Bircher, Madhu Saravana Sibi Govindan, Manish Arora, Michael J. Schulte, Nuwan S. Jayasena
-
Publication number: 20150185801Abstract: Power gating decisions can be made based on measures of cache dirtiness. Analyzer logic can selectively power gate a component of a processor system based on a cache dirtiness of one or more caches associated with the component. The analyzer logic may power gate the component when the cache dirtiness exceeds a threshold and may maintains the component in an idle state when the cache dirtiness does not exceed the threshold. Idle time prediction logic may be used to predict a duration of an idle time of the component. The analyzer logic may then selectively power gates the component based on the cache dirtiness and the predicted idle time.Type: ApplicationFiled: January 2, 2014Publication date: July 2, 2015Applicant: Advanced Micro Devices, Inc.Inventors: Manish Arora, Indrani Paul, Yasuko Eckert, Nuwan S. Jayasena, Srilatha Manne, Madhu Saravana Sibi Govindan, William L. Bircher
-
Patent number: 8862909Abstract: A system and method for efficient management of operating modes within an IC for optimal power and performance targets. On a same die, an SOC includes one or more processing units and a input/output (I/O) controller (IOC). The multiple interfaces within the IOC manage packets and messages according multiple different protocols. The IOC maintains an activity level for each one of the multiple interfaces. This activity level may be based at least on a respective number of transactions executed by a corresponding one of the multiple interfaces. The IOC determines a power estimate for itself based on at least the activity levels. In response to detecting a difference between the power estimate and an assigned I/O power limit for the IOC, a power manager adjusts at least respective power limits for the one or more processing units based on at least the difference.Type: GrantFiled: December 2, 2011Date of Patent: October 14, 2014Assignee: Advanced Micro Devices, Inc.Inventors: Alexander J. Branover, Madhu Saravana Sibi Govindan, Guhan Krishnan, Hemant R. Mohapatra, Andrew W. Lueck
-
Publication number: 20140181413Abstract: A system and method are presented. Some embodiments include a processing unit, at least one memory coupled to the processing unit, and at least one cache coupled to the processing unit and divided into a series of blocks, wherein at least one of the series of cache blocks includes data identified as being in a modified state. The modified state data is flushed by writing the data to the at least one memory based on a write back policy and the aggressiveness of the policy is based on at least one factor including the number of idle cores, the proximity of the last cache flush, the activity of the thread associated with the data, and which cores are idle and if the idle core is associated with the data.Type: ApplicationFiled: December 20, 2012Publication date: June 26, 2014Applicant: ADVANCED MICRO DEVICES, INC.Inventors: Srilatha Manne, Michael Schulte, Lloyd Bircher, Madhu Saravana Sibi Govindan, Yasuko Eckert