Patents by Inventor Maitrey Kamble

Maitrey Kamble has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 11438005
    Abstract: A data converter circuit comprises timing circuitry configured to time stages of a conversion performed by the data converter circuit; a level shifter circuit configured to receive a control signal associated with the conversion and provide a level shifted version of the control signal to one or more switch circuits of the data converter circuit; and a time delay circuit element including a replica circuit of the level shifter circuit that adds a circuit delay to a transition of the control signal at the timing circuitry.
    Type: Grant
    Filed: February 2, 2021
    Date of Patent: September 6, 2022
    Assignee: Analog Devices International Unlimited Company
    Inventors: Maitrey Kamble, Sandeep Monangi
  • Publication number: 20210266007
    Abstract: A data converter circuit comprises timing circuitry configured to time stages of a conversion performed by the data converter circuit; a level shifter circuit configured to receive a control signal associated with the conversion and provide a level shifted version of the control signal to one or more switch circuits of the data converter circuit; and a time delay circuit element including a replica circuit of the level shifter circuit that adds a circuit delay to a transition of the control signal at the timing circuitry.
    Type: Application
    Filed: February 2, 2021
    Publication date: August 26, 2021
    Inventors: Maitrey Kamble, Sandeep Monangi
  • Patent number: 10554181
    Abstract: An electronic circuit comprises a comparator circuit including an input circuit stage and an output circuit stage, and an input stage supply circuit coupled to a circuit supply rail and the input circuit stage. The input stage supply circuit includes a voltage generator circuit and a regulating circuit. The voltage generator circuit includes a replicate circuit of a portion of the input circuit stage to generate a voltage that is less than a voltage of the circuit supply rail and varies with the voltage of the circuit supply rail and device parameters of the replicate circuit. The regulating circuit generates a regulated input stage supply using the generated voltage.
    Type: Grant
    Filed: February 8, 2019
    Date of Patent: February 4, 2020
    Assignee: Analog Devices International Unlimited Company
    Inventors: Debopam Banerjee, Maitrey Kamble, Sandeep Monangi, Michael C. W. Coln
  • Patent number: 10218268
    Abstract: The present disclosure relates to a voltage reference circuit and a method of providing a voltage reference. The voltage reference circuit uses a switched capacitor arrangement to move charge between capacitors during different phases of operation of the circuit to which the voltage reference is being provided. The circuit being provided with a voltage reference may be an analog-to-digital converter (ADC). A reservoir capacitor is used to supply the reference voltage. During a phase in which no voltage reference is required, charge is shared between the capacitors of the switched capacitor arrangement, in order to boost the charge on the reservoir capacitor. After charge sharing, the reservoir capacitor is topped up with an output from a reference buffer. The reservoir capacitor may then be used again in the next conversion phase.
    Type: Grant
    Filed: March 26, 2018
    Date of Patent: February 26, 2019
    Assignee: Analog Devices Global Unlimited Company
    Inventors: Maitrey Kamble, Michael C. W. Coln, Vinayak Mukund Kulkarni
  • Patent number: 9935648
    Abstract: To reduce the overall reference charge needed to perform operations, analog-to-digital converters can maintain reference voltage connections of the bit trial capacitors of the digital-to-analog converter (DAC) from the end of a current conversion to just prior to the beginning of the next acquisition phase. At the start of the next acquisition phase, the bottom plates of the bit trial capacitors of the DAC can be shorted to generate a common mode voltage. As the conversion phase begins, the bottom plates of the sampling capacitors are disconnected from the input voltage and the bottom plates of each bit trial capacitor are shorted to generate input common-mode voltage. As bit trials progress, the shorts between the bottom plates of the bit trial capacitors are removed and the bit trial results are applied to the bottom plates of the bit trial capacitors.
    Type: Grant
    Filed: August 31, 2017
    Date of Patent: April 3, 2018
    Assignee: Analog Devices Global
    Inventors: Maitrey Kamble, Arvind Madan, Sandeep Monangi