Patents by Inventor Malcolm Stewart
Malcolm Stewart has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20190351475Abstract: A method for use in manufacturing a metal part is provided. The method may include casting liquid metal in a ceramic mold. The ceramic mold may be formed via an investment casting process in which a wax mold is used to as a form for the ceramic mold, and the wax is melted away from the ceramic mold prior to its use. The method may further include cooling the liquid metal in the ceramic mold to form a solid metal part, and then divesting the ceramic mold to release the metal part. The metal part may include an imperfection in a shape of the metal part. To correct the imperfection, the method may include shaping the metal part by near-net shape forging.Type: ApplicationFiled: May 17, 2018Publication date: November 21, 2019Applicant: Microsoft Technology Licensing, LLCInventors: Zhicong YAO, Malcolm Stewart EARLY, Byungkwan MIN, Luke Michael MURPHY
-
Publication number: 20180181823Abstract: Embodiments of an image cognition processing system are provided, including a method that includes detecting an object in a first field of view of a first image sensor, wherein the first image sensor is coupled to a first image cognition processor; generating tracking metadata for the object, wherein the generating is performed by the first image cognition processor, and the tracking metadata describes movement of the object; determining that the object is moving toward a second field of view of a second image sensor, wherein the second image sensor is located adjacent to the first image sensor; and providing the tracking metadata for the object to a second image cognition processor coupled to the second image sensor.Type: ApplicationFiled: December 28, 2016Publication date: June 28, 2018Inventors: Malcolm STEWART, Rabindra GUHA
-
Patent number: 9883831Abstract: Cognitive tests are loaded onto myriad touch screen client computing devices. Patients are administered the tests using the touch screen devices, and their performance is captured and transmitted to cloud servers that store the patient information of all the touch screen devices in a database. In addition to cognitive test results, touch screen devices may also transmit patient medical information for storage in the database. Consequently, the database includes a large population of performance and medical data that can be evaluated to gain insights into cognitive disorders and create more effective digital tests for their diagnosis and treatment.Type: GrantFiled: January 30, 2014Date of Patent: February 6, 2018Assignee: Texas Health Biomedical Advancement Center, Inc.Inventors: Robert Malcolm Stewart, Michael R. Skupien
-
Patent number: 9798550Abstract: A method and device for memory access in processors is provided. A processor, comprising a plurality of computational units, is capable of executing a single instruction on multiple pieces of data simultaneously (SIMD). A read operation is initiated to load data from memory into the plurality of computational units (CUs) arranged into a plurality of CU groups. The memory is arranged into a plurality of memory macro-blocks each associated with a respective CU group of the plurality of CU groups. For each CU group a respective first memory address is determined and for each CU group, the data in the associated memory macro-block is accessed at the respective first memory address.Type: GrantFiled: January 9, 2013Date of Patent: October 24, 2017Assignee: NXP USA, Inc.Inventors: Malcolm Stewart, Ali Osman Ors, Daniel Laroche
-
Patent number: 9727526Abstract: A reconfigurable vector processor is described that allows the size of its vector units to be changed in order to process vectors of different sizes. The reconfigurable vector processor comprises a plurality of processor units. Each of the processor units comprises a control unit for decoding instructions and generating control signals, a scalar unit for processing instructions on scalar data, and a vector unit for processing instructions on vector data under control of control signals. The reconfigurable vector processor architecture also comprises a vector control selector for selectively providing control signals generated by one processor unit of the plurality of processor units to the vector unit of a different processor unit of the plurality of processor units.Type: GrantFiled: January 25, 2011Date of Patent: August 8, 2017Assignee: NXP USA, Inc.Inventors: Malcolm Stewart, Ali Osman Ors, Daniel Laroche
-
Patent number: 9408442Abstract: A necklace or bracelet assembly comprising regularly spaced letter attachment components, decorative letters and spacers attached to a flexible member. The spacers are for the purpose of maintaining regular separation of the letter attachment components. The letter attachment components are for the attachment of regularly spaced decorative letters to the assembly. The attachment methods used for the letter attachment components and the decorative letters to the assembly will be made with tight, near zero tolerances, thereby preventing the letter attachment components and decorative letters from twisting, sagging, or overlapping. This tight fitting assembly will maintain regular spacing of all letter attachment components and decorative letters allowing the letters selected by the user to remain flat, permanently spaced, comfortable, and easy to read when worn.Type: GrantFiled: September 11, 2014Date of Patent: August 9, 2016Inventors: Cathy Diane Terry, John Malcolm Stewart
-
Publication number: 20140195776Abstract: A method and device for memory access in processors is provided. A processor, comprising a plurality of computational units, is capable of executing a single instruction on multiple pieces of data simultaneously (SIMD). A read operation is initiated to load data from memory into the plurality of computational units (CUs) arranged into a plurality of CU groups. The memory is arranged into a plurality of memory macro-blocks each associated with a respective CU group of the plurality of CU groups. For each CU group a respective first memory address is determined and for each CU group, the data in the associated memory macro-block is accessed at the respective first memory address.Type: ApplicationFiled: January 9, 2013Publication date: July 10, 2014Applicant: COGNIVUE CORPORATIONInventors: Malcolm STEWART, Ali Osman ORS, Daniel LAROCHE
-
Publication number: 20140006748Abstract: A reconfigurable vector processor is described that allows the size of its vector units to be changed in order to process vectors of different sizes. The reconfigurable vector processor comprises a plurality of processor units. Each of the processor units comprises a control unit for decoding instructions and generating control signals, a scalar unit for processing instructions on scalar data, and a vector unit for processing instructions on vector data under control of control signals. The reconfigurable vector processor architecture also comprises a vector control selector for selectively providing control signals generated by one processor unit of the plurality of processor units to the vector unit of a different processor unit of the plurality of processor units.Type: ApplicationFiled: January 25, 2011Publication date: January 2, 2014Applicant: COGNIVUE CORPORATIONInventors: Malcolm Stewart, Ali Osman Ors, Daniel Laroche
-
Patent number: 8135768Abstract: An electronic circuit for performing logic operations is provided. The electronic circuit comprises a logic gate having at least two binary inputs adapted to receive corresponding input binary digits; an output for outputting an output signal; signal transmission means between said input and said output; a logic circuit coupled to said transmission means and having an input capacitance, and capacitance decoupling means between said logic circuit and said transmission means for decoupling the input capacitance of said logic circuit from said transmission means.Type: GrantFiled: March 1, 2006Date of Patent: March 13, 2012Assignee: Mtekvision Co., Ltd.Inventor: Malcolm Stewart
-
Patent number: 8024549Abstract: A data processor apparatus comprises a plurality of data receiving means each for receiving data from a data source; a computational element coupleable to each of said data receiving means for performing an operation on said data; and a controller for controlling the flow of data from each data receiving means to the computational element.Type: GrantFiled: March 3, 2006Date of Patent: September 20, 2011Assignee: Mtekvision Co., Ltd.Inventor: Malcolm Stewart
-
Patent number: 7805578Abstract: A data processor apparatus and memory interface comprises a memory, a plurality of memories, an interface for controlling access to the memories by a device, and an identifier identifying at least a memory location in one memory and a memory location in another memory. The interface is responsive to the identifier to condition the memory locations for receiving data and/or for transferring data therefrom. This arrangement eliminates the need for a dedicated broadcast bus from the array controller to each processor unit (PU), which thereby enables the area/space required to accommodate the data processor to be significantly reduced.Type: GrantFiled: May 1, 2006Date of Patent: September 28, 2010Assignee: Mtekvision Co., Ltd.Inventors: Malcolm Stewart, Denny Wong
-
Patent number: 7757048Abstract: A data processor apparatus and memory interface comprises a memory, a plurality of processor units couplable to receive data from the memory, and control means for controlling transmission of data from the control means to each processor unit. The control means for controlling operations of the data processor units is arranged to transmit data intended for each processor unit (i.e. broadcast data) to the memory, and is adapted to control each processor unit to receive the broadcast data from the memory. This arrangement eliminates the need for a dedicated broadcast bus from the array controller to each PU, which thereby enables the area/space required to accommodate the data processor to be significantly reduced.Type: GrantFiled: May 1, 2006Date of Patent: July 13, 2010Assignee: Mtekvision Co., Ltd.Inventors: Malcolm Stewart, Denny Wong
-
Patent number: 7272691Abstract: A data processor apparatus comprises a plurality of processor elements, a memory having a plurality of parts, and a first switching element associated with the first processor element for switchably coupling the first processor element to its associated memory part for at least one of read and write access.Type: GrantFiled: January 17, 2007Date of Patent: September 18, 2007Assignee: Mtekvision Co., Ltd.Inventors: Malcolm Stewart, Eric Giernalcyzk, Richard Beriault
-
Publication number: 20070118721Abstract: A data processor apparatus comprises a plurality of processor elements, a memory having a plurality of parts, and a first switching element associated with the first processor element for switchably coupling the first processor element to its associated memory part for at least one of read and write access.Type: ApplicationFiled: January 17, 2007Publication date: May 24, 2007Applicant: MTEKVISION CO., LTD.Inventors: Malcolm Stewart, Eric Giernalczyk, Richard Beriault
-
Patent number: 7185174Abstract: A switching element for switchably coupling a two-dimensional array of circuit elements comprises an input, an output, means for switchably coupling the input to the output; a first input/output port, a second input/output port, a third input/output port, and a fourth input/output port, each input/output port being switchably coupled to the input, the output, and each other, wherein the first and third input/output ports are spaced apart along a first axis, and the second and fourth input/output ports are spaced apart along a second axis, wherein the second axis traverses the first axis between the first and third input/output ports.Type: GrantFiled: March 4, 2002Date of Patent: February 27, 2007Assignee: Mtekvision Co., Ltd.Inventors: Malcolm Stewart, Eric Giernalczyk, Richard Beriault
-
Publication number: 20070011412Abstract: A data processor apparatus and memory interface comprises a memory, a plurality of memories, an interface for controlling access to the memories by a device, and an identifier identifying at least a memory location in one memory and a memory location in another memory. The interface is responsive to the identifier to condition the memory locations for receiving data and/or for transferring data therefrom. This arrangement eliminates the need for a dedicated broadcast bus from the array controller to each PU, which thereby enables the area/space required to accommodate the data processor to be significantly reduced.Type: ApplicationFiled: May 1, 2006Publication date: January 11, 2007Applicant: Mtekvision Co., Ltd.Inventors: Malcolm Stewart, Denny Wong
-
Publication number: 20070011411Abstract: A data processor apparatus and memory interface comprises a memory, a plurality of processor units couplable to receive data from the memory, and control means for controlling transmission of data from the control means to each processor unit. The control means for controlling operations of the data processor units is arranged to transmit data intended for each processor unit (i.e. broadcast data) to the memory, and is adapted to control each processor unit to receive the broadcast data from the memory. This arrangement eliminates the need for a dedicated broadcast bus from the array controller to each PU, which thereby enables the area/space required to accommodate the data processor to be significantly reduced.Type: ApplicationFiled: May 1, 2006Publication date: January 11, 2007Applicant: Mtekvision Co., Ltd.Inventors: Malcolm Stewart, Denny Wong
-
Publication number: 20060248247Abstract: An apparatus and method are provided for producing an assembly comprising a memory, a plurality of data buses and an interface for controlling access to the memory by each data bus. The interface is arranged to control memory access so that the plurality of devices can access different parts of the memory substantially simultaneously. A single interface is used to control memory accesses to different parts or elements of a memory substantially simultaneously so that a plurality of, or multiple memory accesses can be performed at the same time.Type: ApplicationFiled: April 27, 2006Publication date: November 2, 2006Applicant: Mtekvision Co., Ltd.Inventors: Malcolm Stewart, Denny Wong
-
Publication number: 20060235924Abstract: An electronic circuit for performing logic operations is provided. The electronic circuit comprises a logic gate having at least two binary inputs adapted to receive corresponding input binary digits; an output for outputting an output signal; signal transmission means between said input and said output; a logic circuit coupled to said transmission means and having an input capacitance, and capacitance decoupling means between said logic circuit and said transmission means for decoupling the input capacitance of said logic circuit from said transmission means.Type: ApplicationFiled: March 1, 2006Publication date: October 19, 2006Inventor: Malcolm Stewart
-
Publication number: 20060212613Abstract: A data processor apparatus comprises a plurality of data receiving means each for receiving data from a data source; a computational element coupleable to each of said data receiving means for performing an operation on said data; and a controller for controlling the flow of data from each data receiving means to the computational element.Type: ApplicationFiled: March 3, 2006Publication date: September 21, 2006Applicant: MTEKVISION CO., LTD.Inventor: Malcolm Stewart