Patents by Inventor Manikandan Viswanath
Manikandan Viswanath has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9298872Abstract: Timing for a critical path of a circuit design is optimized by splitting up the path so the synthesis effort to solve the path is appropriately apportioned. Selected nodes of the path are made visible, and internal timing constraints are applied to gates at the visible nodes. The internal timing constraints are translated into physical locations, and placement constraints are applied to the gates based on the physical locations, followed by timing-driven placement. The internal timing constraints can be required arrival times computed using a linear delay model. The placement constraints can include an attractive force between a given one of the selected gates and a corresponding one of the physical locations. The results are better stability control from run to run, and significant savings in power consumption due to less buffering and better gate sizing, with an optimum partition of the path for better routing.Type: GrantFiled: February 20, 2014Date of Patent: March 29, 2016Assignee: International Business Machines CorporationInventors: Gi-Joon Nam, Thomas E. Rosser, Manikandan Viswanath
-
Publication number: 20150234971Abstract: Timing for a critical path of a circuit design is optimized by splitting up the path so the synthesis effort to solve the path is appropriately apportioned. Selected nodes of the path are made visible, and internal timing constraints are applied to gates at the visible nodes. The internal timing constraints are translated into physical locations, and placement constraints are applied to the gates based on the physical locations, followed by timing-driven placement. The internal timing constraints can be required arrival times computed using a linear delay model. The placement constraints can include an attractive force between a given one of the selected gates and a corresponding one of the physical locations. The results are better stability control from run to run, and significant savings in power consumption due to less buffering and better gate sizing, with an optimum partition of the path for better routing.Type: ApplicationFiled: February 20, 2014Publication date: August 20, 2015Applicant: International Business Machines CorporationInventors: Gi-Joon Nam, Thomas E. Rosser, Manikandan Viswanath
-
Patent number: 8862417Abstract: Systems and methods for determining adjustable wafer acceptance criteria based on chip characteristics. The method includes measuring a density of at least one chip. The method further includes computing a difference in density between the density of the at least one chip and a density of at least one kerf structure. The method further includes calculating an offset value to modify a Wafer Acceptance Criteria (WAC) to match the density difference between the at least one chip and the at least one kerf structure. The method further includes applying the offset value to the WAC for a wafer level measurement in order to increase chip yield performance.Type: GrantFiled: June 2, 2011Date of Patent: October 14, 2014Assignee: International Business Machines CorporationInventors: Albert M. Chu, Eric D. Johnson, William J. Rensch, Manikandan Viswanath
-
Patent number: 8782589Abstract: A netlist for an integrated circuit design is constrained by virtual or “soft” pins to control or stabilize the placement of logic such as an architectural logic path. One soft pin is inserted at a fixed location proximate an input net of the path and is interconnected with the input net, and another is inserted at a fixed location proximate the output net and is interconnected with the output net. Cell placement is then optimized while maintaining the virtual pins at their fixed locations. More than two virtual pins may be inserted to bound a cluster of logic. The virtual pins may lie along the input/output nets. Pseudo-net weights are assigned to pseudo-nets formed between a cell and the virtual pins, and the pseudo-net weight can be increased for each placement iteration.Type: GrantFiled: January 2, 2013Date of Patent: July 15, 2014Assignee: International Business Machines CorporationInventors: Manikandan Viswanath, Samuel I. Ward
-
Patent number: 8726210Abstract: Systems and methods are provided to optimize critical paths by modulating systemic process variations, such as regional timing variations in IC designs. A method includes determining a physical location of an element in the semiconductor chip design within the critical path. The method further includes modulating a systemic process variation of the semiconductor chip design to speed up the critical path based on a polysilicon conductor perimeter density associated with the element.Type: GrantFiled: March 9, 2012Date of Patent: May 13, 2014Assignee: International Business Machines CorporationInventors: Albert M. Chu, Manikandan Viswanath
-
Patent number: 8661391Abstract: Spare cells are inserted in a region of an integrated circuit design based on a logic complexity of the region. The logic complexity can be computed based on the number of reachable states of digital logic in the region, and can be correlated to a desired spare cell insertion rate which is then compared to the actual spare cell utilization in the region. The target spare cell rate can further based on logic complexity values for neighboring regions with a proximity penalty.Type: GrantFiled: January 2, 2013Date of Patent: February 25, 2014Assignee: International Business Machines CorporationInventors: Manikandan Viswanath, Samuel I. Ward
-
Publication number: 20130239078Abstract: Systems and methods are provided to optimize critical paths by modulating systemic process variations, such as regional timing variations in IC designs. A method includes determining a physical location of an element in the semiconductor chip design within the critical path. The method further includes modulating a systemic process variation of the semiconductor chip design to speed up the critical path based on a polysilicon conductor perimeter density associated with the element.Type: ApplicationFiled: March 9, 2012Publication date: September 12, 2013Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Albert M. CHU, Manikandan VISWANATH
-
Publication number: 20120310574Abstract: Systems and methods for determining adjustable wafer acceptance criteria based on chip characteristics. The method includes measuring a density of at least one chip. The method further includes computing a difference in density between the density of the at least one chip and a density of at least one kerf structure. The method further includes calculating an offset value to modify a Wafer Acceptance Criteria (WAC) to match the density difference between the at least one chip and the at least one kerf structure. The method further includes applying the offset value to the WAC for a wafer level measurement in order to increase chip yield performance.Type: ApplicationFiled: June 2, 2011Publication date: December 6, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Albert M. CHU, Eric D. JOHNSON, William J. RENSCH, Manikandan Viswanath
-
Publication number: 20110107291Abstract: Disclosed are embodiments that allow for compensation of regional timing variations during timing analysis and, optionally, allow for optimize placement of critical paths, as a function of such regional timing variations. Based on an initial placement of devices for an integrated circuit chip, regional variations in one or more physical conditions that impact device timing (e.g., polysilicon perimeter density, average distance of devices to a well edge, average reflectivity) are mapped. Then, using a table that associates different derating factors with different levels of the physical condition(s), derating factors are assigned to different regions on the map. Next, a timing analysis is performed such that, for each region, delay of any path within that region is derated by the assigned derating factor. The map information can also be used when establishing a final placement of the devices on the integrated circuit chip in order to optimize placement of critical paths.Type: ApplicationFiled: November 5, 2009Publication date: May 5, 2011Applicant: International Business Machines CorporationInventors: John E. Barwin, Nazmul Habib, Manikandan Viswanath
-
Patent number: 7886253Abstract: A design structure that performs iterative synthesis of an integrated circuit design to attain power closure is described. In one embodiment, the design structure is embodied in a computer readable medium and has the capability to initially synthesized an integrated circuit design to satisfy timing and power constraints. Results from the initial synthesis are fed back into the synthesis process where specific nodes in the circuit design are targeted to satisfy the timing and power constraints. Selected nodes in the circuit design are worked on in an iterative manner until it has been determined that all of selected nodes have undergone evaluation for satisfying timing and power constraints. Once all of the selected nodes have undergone evaluation for satisfying timing and power constraints, then a final netlist representing the circuit design is generated.Type: GrantFiled: October 16, 2007Date of Patent: February 8, 2011Assignee: International Business Machines CorporationInventors: Steven E. Charlebois, Paul D. Kartschoke, John J. Reilly, Manikandan Viswanath
-
Patent number: 7873923Abstract: Power gating logic cones is described. In one embodiment a method includes synthesizing logic for an integrated circuit (IC) design; identifying low switching nodes within the logic that switch less than a threshold; determining a potential power gating cone (PGC) based on the identified low switching nodes; determining a power gating logic expression for the potential PGC that includes a minimum set of inputs to the potential PGC that are least switching; determining whether energy savings using the power gating logic expression meets a criteria; and accepting the potential PGC in response to meeting the criteria.Type: GrantFiled: February 28, 2008Date of Patent: January 18, 2011Assignee: International Business Machines CorporationInventors: Steven E. Charlebois, Paul D. Kartschoke, John J. Reilly, Manikandan Viswanath
-
Publication number: 20090222772Abstract: Power gating logic cones is described. In one embodiment a method includes synthesizing logic for an integrated circuit (IC) design; identifying low switching nodes within the logic that switch less than a threshold; determining a potential power gating cone (PGC) based on the identified low switching nodes; determining a power gating logic expression for the potential PGC that includes a minimum set of inputs to the potential PGC that are least switching; determining whether energy savings using the power gating logic expression meets a criteria; and accepting the potential PGC in response to meeting the criteria.Type: ApplicationFiled: February 28, 2008Publication date: September 3, 2009Inventors: Steven E Charlebois, Paul D. Kartschoke, John J. Reilly, Manikandan Viswanath
-
Patent number: 7539968Abstract: An approach that iteratively synthesizes an integrated circuit design to attain power closure is described. In one embodiment, the integrated circuit design is initially synthesized to satisfy timing and power constraints. Results from the initial synthesis are fed back into the synthesis process where specific nodes in the circuit design are targeted to satisfy the timing and power constraints. Selected nodes in the circuit design are worked on in an iterative manner until it has been determined that all of selected nodes have undergone evaluation for satisfying timing and power constraints. Once all of the selected nodes have undergone evaluation for satisfying timing and power constraints, then a final netlist representing the circuit design is generated.Type: GrantFiled: June 7, 2007Date of Patent: May 26, 2009Assignee: International Business Machines CorporationInventors: Steven E. Charlebois, Paul D. Kartschoke, John J. Reilly, Manikandan Viswanath
-
STRUCTURE FOR PERFORMING ITERATIVE SYNTHESIS OF AN INTEGRATED CIRCUIT DESIGN TO ATTAIN POWER CLOSURE
Publication number: 20090100398Abstract: A design structure that performs iterative synthesis of an integrated circuit design to attain power closure is described. In one embodiment, the design structure is embodied in a computer readable medium and has the capability to initially synthesized an integrated circuit design to satisfy timing and power constraints. Results from the initial synthesis are fed back into the synthesis process where specific nodes in the circuit design are targeted to satisfy the timing and power constraints. Selected nodes in the circuit design are worked on in an iterative manner until it has been determined that all of selected nodes have undergone evaluation for satisfying timing and power constraints. Once all of the selected nodes have undergone evaluation for satisfying timing and power constraints, then a final netlist representing the circuit design is generated.Type: ApplicationFiled: October 16, 2007Publication date: April 16, 2009Applicant: International Business Machines CorporationInventors: Steven E. Charlebois, Paul D. Kartschoke, John J. Reilly, Manikandan Viswanath -
Publication number: 20080307383Abstract: An approach that iteratively synthesizes an integrated circuit design to attain power closure is described. In one embodiment, the integrated circuit design is initially synthesized to satisfy timing and power constraints. Results from the initial synthesis are fed back into the synthesis process where specific nodes in the circuit design are targeted to satisfy the timing and power constraints. Selected nodes in the circuit design are worked on in an iterative manner until it has been determined that all of selected nodes have undergone evaluation for satisfying timing and power constraints. Once all of the selected nodes have undergone evaluation for satisfying timing and power constraints, then a final netlist representing the circuit design is generated.Type: ApplicationFiled: June 7, 2007Publication date: December 11, 2008Applicant: International Business Machines CorporationInventors: Steven E. Charlebois, Paul D. Kartschoke, John J. Reilly, Manikandan Viswanath
-
Publication number: 20080263489Abstract: A method of testing critical paths in integrated circuits begins by simulating at least one operation of an integrated circuit chip design to produce chip timing data. Next, critical paths of the integrated circuit chip design are identified based on the chip timing data. The method applies functional test signals to simulations of the critical paths and monitors the number of times each of the functional test signals propagate from the beginning to the end of each of the critical paths. This allows the method to identify stress producing test signals as those that propagate along the critical paths more than other test signals. These stress producing test signals are applied to integrated circuit chip hardware manufactured according to the integrated circuit chip design to stress test the hardware.Type: ApplicationFiled: April 23, 2007Publication date: October 23, 2008Inventors: Miles G. Canada, Ian R. Govett, John Sargis, Daryl M. Seitzer, Daneyand J. Singley, Abhijeet R. Tanpure, Manikandan Viswanath