Patents by Inventor Marc Henri Ryat
Marc Henri Ryat has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10673390Abstract: Devices, systems and methods for clamping output voltages of op-amps while minimizing post-clamping recovery delays are described. A circuit, which controls transitions between two operating modes, may include a first comparator for comparing an output voltage with a clamping voltage and outputting a first mode signal, a second comparator for comparing an input voltage with a reference voltage and outputting a second mode signal. A first logic component may receive the mode signals, perform a logical operation, and output a logic signal. A duplex output, based on a value of the logic signal, may output a track signal and an inversely corresponding hold signal, such track and hold signals being used by an op-amp circuit to configure adjusting blocks used to control transients during mode transitions.Type: GrantFiled: August 22, 2018Date of Patent: June 2, 2020Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventor: Marc Henri Ryat
-
Publication number: 20200067464Abstract: Devices, systems and methods for clamping output voltages of op-amps while minimizing post-clamping recovery delays are described. A circuit, which controls transitions between two operating modes, may include a first comparator for comparing an output voltage with a clamping voltage and outputting a first mode signal, a second comparator for comparing an input voltage with a reference voltage and outputting a second mode signal. A first logic component may receive the mode signals, perform a logical operation, and output a logic signal. A duplex output, based on a value of the logic signal, may output a track signal and an inversely corresponding hold signal, such track and hold signals being used by an op-amp circuit to configure adjusting blocks used to control transients during mode transitions.Type: ApplicationFiled: August 22, 2018Publication date: February 27, 2020Applicant: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventor: Marc Henri RYAT
-
Publication number: 20130300484Abstract: In accordance with an embodiment, an offset-compensated active load includes a pair of transistors having control electrodes connected to their drain electrodes through coupling devices. The control electrodes of the transistors are connected to each other through a plurality of charge storage elements. In accordance with another embodiment, an offset current is generated in response to coupling input terminals of an input stage together. The offset current flows towards an active load which generates an offset voltage in response to the offset current. The offset voltage is stored in the plurality of charge storage devices of the offset-compensated active load.Type: ApplicationFiled: May 11, 2012Publication date: November 14, 2013Inventor: Marc Henri Ryat
-
Patent number: 8570095Abstract: In accordance with an embodiment, an offset-compensated active load includes a pair of transistors having control electrodes connected to their drain electrodes through coupling devices. The control electrodes of the transistors are connected to each other through a plurality of charge storage elements. In accordance with another embodiment, an offset current is generated in response to coupling input terminals of an input stage together. The offset current flows towards an active load which generates an offset voltage in response to the offset current. The offset voltage is stored in the plurality of charge storage devices of the offset-compensated active load.Type: GrantFiled: May 11, 2012Date of Patent: October 29, 2013Assignee: Semiconductor Components Industries, LLCInventor: Marc Henri Ryat
-
Patent number: 8471628Abstract: An amplifier (210) includes an input stage (310, 320) and an output stage (330). The input stage (310, 320) has an input for receiving an input signal, and an output. The output stage (330) has an input coupled to the output of the input stage (310, 320), and an output for providing an amplified output signal. The output stage (330) includes a gain stage and a bias circuit. The gain stage has an input forming the input of the output stage, an output for providing the amplified output signal, and a first bias terminal. The bias circuit has a first output terminal coupled to the first bias terminal of the gain stage. During a turn-on period the bias circuit gradually ramps the first bias terminal from a first initial voltage to a first bias voltage.Type: GrantFiled: October 21, 2008Date of Patent: June 25, 2013Assignee: Semiconductor Components Industries, LLCInventor: Marc Henri Ryat
-
Patent number: 8044717Abstract: In one embodiment, an amplifier circuit is formed to minimize pop and click noise on the outputs of the amplifier circuit. The amplifier circuit is configured to place an output stage of the amplifier circuit in a high impedance state to minimize the pop and click noise. In another embodiment, the amplifier circuit is configured to couple the inputs of two amplifiers together to minimize the pop and click noise.Type: GrantFiled: February 9, 2011Date of Patent: October 25, 2011Assignee: Semiconductor Components Industries, LLCInventor: Marc Henri Ryat
-
Publication number: 20110193634Abstract: An amplifier (210) includes an input stage (310, 320) and an output stage (330). The input stage (310, 320) has an input for receiving an input signal, and an output. The output stage (330) has an input coupled to the output of the input stage (310, 320), and an output for providing an amplified output signal. The output stage (330) includes a gain stage and a bias circuit. The gain stage has an input forming the input of the output stage, an output for providing the amplified output signal, and a first bias terminal. The bias circuit has a first output terminal coupled to the first bias terminal of the gain stage. During a turn-on period the bias circuit gradually ramps the first bias terminal from a first initial voltage to a first bias voltage.Type: ApplicationFiled: October 21, 2008Publication date: August 11, 2011Inventor: Marc Henri Ryat
-
Publication number: 20110126407Abstract: In one embodiment, an amplifier circuit is formed to minimize pop and click noise on the outputs of the amplifier circuit. The amplifier circuit is configured to place an output stage of the amplifier circuit in a high impedance state to minimize the pop and click noise. In another embodiment, the amplifier circuit is configured to couple the inputs of two amplifiers together to minimize the pop and click noise.Type: ApplicationFiled: February 9, 2011Publication date: June 2, 2011Inventor: Marc Henri Ryat
-
Patent number: 7915953Abstract: In one embodiment, an amplifier circuit is formed to minimize pop and click noise on the outputs of the amplifier circuit. The amplifier circuit is configured to place an output stage of the amplifier circuit in a high impedance state to minimize the pop and click noise. In another embodiment, the amplifier circuit is configured to couple the inputs of two amplifiers together to minimize the pop and click noise.Type: GrantFiled: August 20, 2007Date of Patent: March 29, 2011Assignee: Semiconductor Components Industries, LLCInventor: Marc Henri Ryat
-
Publication number: 20100148861Abstract: In one embodiment, an amplifier circuit is formed to minimize pop and click noise on the outputs of the amplifier circuit. The amplifier circuit is configured to place an output stage of the amplifier circuit in a high impedance state to minimize the pop and click noise. In another embodiment, the amplifier circuit is configured to couple the inputs of two amplifiers together to minimize the pop and click noise.Type: ApplicationFiled: August 20, 2007Publication date: June 17, 2010Inventor: Marc Henri Ryat
-
Patent number: 6081396Abstract: A read/write head for a magnetic medium magnetic is modified by the addition to it of a parallel-connected resistor and by the measurement of the difference in voltage at the terminals of this unit, on the one hand when the read/write head and the resistor are perfectly connected and, on the other hand, when one of the connections is in an open circuit condition or even in short-circuit condition with respect to ground. Consequently, a measurement is taken, preferably, of the state of connection of the read/write head when it is in read mode and not when it is in write mode. It is shown that far greater reliability in the detection of this type of defect is obtained, in avoiding false alarms.Type: GrantFiled: November 7, 1997Date of Patent: June 27, 2000Assignee: SGS-Thomson Microelectronics S.A.Inventor: Marc Henri Ryat