Patents by Inventor Marcus Granger-Jones
Marcus Granger-Jones has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11929713Abstract: Maximum voltage detection in a power management circuit is provided. In embodiments disclosed herein, the power management circuit includes a voltage processing circuit configured to receive a first time-variant target voltage having a first group delay relative to a time-variant target voltage and a second time-variant target voltage having a second group delay relative to the time-variant target voltage. The voltage processing circuit includes a maximum signal detector circuit configured to generate a windowed time-variant target voltage that is higher than or equal to a highest one of the first time-variant target voltage and the second time-variant target voltage in a group delay tolerance window(s) defined by the first group delay and the second group delay. In this regard, the windowed time-variant target voltage can tolerate a certain amount of group delay within the group delay tolerance window(s).Type: GrantFiled: August 19, 2021Date of Patent: March 12, 2024Assignee: Qorvo US, Inc.Inventor: Marcus Granger-Jones
-
Publication number: 20230318537Abstract: Disclosed is a power amplifier system having a main amplifier with an input coupled to a main radio frequency (RF) input and an output connected to a main RF output, wherein the main amplifier exhibits a nonlinear gain characteristic with compression. At least one compression compensating amplifier has a signal input coupled to the common RF input and a signal output coupled to the common RF output.Type: ApplicationFiled: March 29, 2022Publication date: October 5, 2023Inventors: Baker Scott, George Maxim, Marcus Granger-Jones
-
Patent number: 11728796Abstract: An inverted group delay circuit is provided. The inverted group delay circuit can offset a group delay between a pair of signals. In a non-limiting example, the inverted group delay circuit can be configured to offset a group delay (e.g., negative group delay) between a time-variant voltage and a time-variant envelope of an analog signal. More specifically, the inverted group delay circuit can output an inverted time-variant voltage having an opposing phase and time-adjusted relative to the time-variant voltage to thereby offset the group delay between the time-variant voltage and the time-variant envelope. As such, the inverted group delay circuit can be provided in a power management integrated circuit (PMIC) to improve timing alignment between a time-variant voltage(s) and a time-variant analog signal(s) at a power amplifier(s), thus helping to reduce potential amplitude distortion when the analog signal(s) is amplified by the power amplifier(s).Type: GrantFiled: June 30, 2021Date of Patent: August 15, 2023Assignee: Qorvo US, Inc.Inventors: Nadim Khlat, Marcus Granger-Jones
-
Publication number: 20230246633Abstract: Reversed semilattice filters with improved common mode rejection characteristics are disclosed. In one aspect, a filter may include two interior nodes coupled with an impedance that treats unwanted signals as common mode signals and provides rejection for common mode signals while passing differential signals of interest. The impedance is modified to have a resonant circuit that improves signal rejection in the stop band by lowering the effective impedance at those frequencies while leaving the pass band unaffected.Type: ApplicationFiled: January 31, 2022Publication date: August 3, 2023Inventors: Marcus Granger-Jones, Yazid Yusuf
-
Publication number: 20230246611Abstract: A driving amplifier with low output impedance is disclosed. In one aspect, a driving amplifier stage that does not need an inter-stage impedance matching network between the driving amplifier stage and an output amplifier stage in a transmission chain may be achieved by providing stacking transconductance devices within the driving amplifier stage and reusing a supply current to provide an intermediate signal with high current but moderated voltage swing to drive the output amplifier stage, in specifically contemplated aspects, the stacked transconductance devices may be complementary metal oxide semiconductor (CMOS) field effect transistors (FETs).Type: ApplicationFiled: January 31, 2022Publication date: August 3, 2023Inventors: Baker Scott, George Maxim, Marcus Granger-Jones
-
Publication number: 20230231521Abstract: A maximum current detection circuit with multiple input current ports and a maximum current port generates, on the maximum current port, a maximum current corresponding to the largest input current on one of the input current ports. The maximum current detection circuit includes multiple current mirror circuits, each controlled by one of the input currents. Each of the current mirror circuits includes outputs, each coupled to a respective one of the input current ports and the maximum current port. The current mirror circuit controlled by the largest input current becomes the dominant source for the input currents on each of the input current ports and also drives the maximum current on the maximum current port. The input currents may be single-ended or differential signals. The input currents may be respectively delayed signals of a windowing circuit in an envelope tracking circuit controlling a power amplifier of a wireless device.Type: ApplicationFiled: January 14, 2022Publication date: July 20, 2023Inventor: Marcus Granger-Jones
-
Publication number: 20230188096Abstract: A complementary balanced low-noise amplifier is disclosed. In one aspect, the low-noise amplifier (LNA) may be a single-ended cascoded complementary common-source LNA that is capable of operating in low-power conditions. In particular, the LNA may include a first path with a common-source amplifier formed from an N-type material and a second path with a common-source amplifier formed from a P-type material that collectively form a complementary common-source amplifier. By providing two paths in the complementary amplifier, headroom may be preserved for output transistors. Additionally, higher-order intercept points (e.g., IP2 or IP3) characteristics have better performance profiles resulting in better overall performance and improved user experience.Type: ApplicationFiled: December 10, 2021Publication date: June 15, 2023Inventor: Marcus Granger-Jones
-
Publication number: 20230132888Abstract: Group delay determination in a communication circuit is disclosed. The communication circuit includes a power amplifier circuit that amplifies a radio frequency (RF) signal based on a modulated voltage and a power management integrated circuit (PMIC) that generates the modulated voltage. Herein, the PMIC includes a group delay determination circuit to determine a relative group delay between the modulated voltage and a modulated current, which is internal to the power amplifier circuit and unknown to the PMIC, solely based on signals known to the PMIC. The determined relative group delay can help to time align the modulated voltage with the modulated current at the power amplifier circuit to improve error vector magnitude (EVM) and/or adjacent channel leakage ratio (ACLR). Further, by determining the relative group delay based on known signals to the PMIC, it is possible to achieve good time alignment between the modulated voltage and the modulated current.Type: ApplicationFiled: October 27, 2022Publication date: May 4, 2023Inventors: Marcus Granger-Jones, Nadim Khlat
-
Publication number: 20230139079Abstract: A receiver circuit for detecting and waking up to a wakeup impulse sequence is provided. Herein, a transmitter circuit is configured to transmit a wakeup impulse sequence to wake up a receiver circuit. The receiver circuit includes a main receiver circuit and a wakeup receiver circuit. The main receiver circuit, which consumes far more energy than the wakeup receiver circuit, will remain in sleep mode as much as possible to conserve power. While the main receiver circuit is asleep, the wakeup receiver circuit is configured to detect the wakeup impulse sequence and wake up the main receiver circuit if the wakeup impulse sequence is intended for the receiver circuit. By keeping the main receiver circuit asleep as much as possible, it is possible to reduce power consumption, thus making the receiver circuit an ideal receiver option for an Internet-of-Things (IoT) device(s).Type: ApplicationFiled: August 8, 2022Publication date: May 4, 2023Inventors: Michael McLaughlin, Ryan Bunch, Marcus Granger-Jones, Shadi Hawawini
-
Publication number: 20230121439Abstract: Group delay determination in a communication circuit is disclosed. The communication circuit includes a power amplifier circuit that amplifies a radio frequency (RF) signal based on a modulated voltage and a power management integrated circuit (PMIC) that generates the modulated voltage. Herein, the PMIC includes a group delay determination circuit to determine a relative group delay between the modulated voltage and a modulated current, which is internal to the power amplifier circuit and unknown to the PMIC, solely based on signals known to the PMIC. The determined relative group delay can help to time align the modulated voltage with the modulated current at the power amplifier circuit to improve error vector magnitude (EVM) and/or adjacent channel leakage ratio (ACLR). Further, by determining the relative group delay based on known signals to the PMIC, it is possible to achieve good time alignment between the modulated voltage and the modulated current.Type: ApplicationFiled: October 5, 2022Publication date: April 20, 2023Inventors: Marcus Granger-Jones, Nadim Khlat
-
Patent number: 11626844Abstract: An envelope tracking (ET) radio frequency (RF) front-end circuit is provided. The ET RF front-end circuit includes an ET integrated circuit(s) (ETIC(s)), a local transceiver circuit, a target voltage circuit(s), and a number of power amplifiers. The local transceiver circuit receives an input signal(s) from a coupled baseband transceiver and generates a number of RF signals. The target voltage circuit(s) generates a time-variant ET target voltage(s) based on the input signal(s). The ETIC(s) generates multiple ET voltages based on the time-variant ET target voltage(s). The power amplifiers amplify the RF signals based on the ET voltages. Given that the time-variant ET target voltage(s) is generated inside the self-contained ET RF front-end circuit, it is possible to reduce distortion in the time-variant ET target voltage(s), thus helping to improve operating efficiency of the power amplifiers, especially when the RF signals are modulated with a higher modulation bandwidth (e.g., ?200 MHz).Type: GrantFiled: February 24, 2021Date of Patent: April 11, 2023Assignee: Qorvo US, Inc.Inventors: Nadim Khlat, Marcus Granger-Jones
-
Publication number: 20220286094Abstract: A complementary envelope detector contemplates using two pair of mirrored transistors to provide a differential output envelope signal to an associated envelope tracking integrated circuit (ETIC) that supplies control voltages to an array of power amplifiers. While bipolar junction transistors (BJTs) may be used, other exemplary aspects use field effect transistors (FETs). In an exemplary aspect, a first pair are negative channel FETs (nFETs) and a second pair are positive channel FETs (pFETs).Type: ApplicationFiled: June 30, 2021Publication date: September 8, 2022Inventors: Marcus Granger-Jones, Nadim Khlat
-
Patent number: 11437960Abstract: An average power tracking (APT) power amplifier apparatus is provided. In a non-limiting example, the APT power amplifier apparatus includes multiple sets of power amplifier circuits configured to amplify a radio frequency (RF) signal(s) for transmission in different polarizations (e.g., vertical and horizontal). In examples disclosed herein, the APT power amplifier apparatus can be configured to employ a single power management integrated circuit (PMIC) to provide an APT voltage to all of the power amplifier circuits for amplifying the RF signal(s). By employing a single PMIC in the APT power amplifier apparatus, it is possible to reduce footprint, power consumption, and costs of the APT power amplifier apparatus.Type: GrantFiled: October 26, 2020Date of Patent: September 6, 2022Assignee: Qorvo US, Inc.Inventors: Nadim Khlat, Marcus Granger-Jones
-
Publication number: 20220116029Abstract: An inverted group delay circuit is provided. The inverted group delay circuit can offset a group delay between a pair of signals. In a non-limiting example, the inverted group delay circuit can be configured to offset a group delay (e.g., negative group delay) between a time-variant voltage and a time-variant envelope of an analog signal. More specifically, the inverted group delay circuit can output an inverted time-variant voltage having an opposing phase and time-adjusted relative to the time-variant voltage to thereby offset the group delay between the time-variant voltage and the time-variant envelope. As such, the inverted group delay circuit can be provided in a power management integrated circuit (PMIC) to improve timing alignment between a time-variant voltage(s) and a time-variant analog signal(s) at a power amplifier(s), thus helping to reduce potential amplitude distortion when the analog signal(s) is amplified by the power amplifier(s).Type: ApplicationFiled: June 30, 2021Publication date: April 14, 2022Inventors: Nadim Khlat, Marcus Granger-Jones
-
Publication number: 20220115987Abstract: Maximum voltage detection in a power management circuit is provided. In embodiments disclosed herein, the power management circuit includes a voltage processing circuit configured to receive a first time-variant target voltage having a first group delay relative to a time-variant target voltage and a second time-variant target voltage having a second group delay relative to the time-variant target voltage. The voltage processing circuit includes a maximum signal detector circuit configured to generate a windowed time-variant target voltage that is higher than or equal to a highest one of the first time-variant target voltage and the second time-variant target voltage in a group delay tolerance window(s) defined by the first group delay and the second group delay. In this regard, the windowed time-variant target voltage can tolerate a certain amount of group delay within the group delay tolerance window(s).Type: ApplicationFiled: August 19, 2021Publication date: April 14, 2022Inventor: Marcus Granger-Jones
-
Publication number: 20220115988Abstract: A power management circuit operable with group delay is provided. In embodiments disclosed herein, the power management circuit includes a voltage processing circuit configured to receive a first time-variant target voltage having a first group delay relative to a time-variant target voltage and a second time-variant target voltage having a second group delay relative to the time-variant target voltage. Accordingly, the voltage processing circuit generates a windowed time-variant target voltage higher than or equal to a highest one of the first time-variant target voltage and the second time-variant target voltage in a group delay tolerance window(s) defined by the first group delay and the second group delay. As a result, the power management circuit can generate a time-variant voltage based on the windowed time-variant target voltage to help a power amplifier to avoid amplitude clipping when amplifying an analog signal.Type: ApplicationFiled: August 19, 2021Publication date: April 14, 2022Inventors: Nadim Khlat, Marcus Granger-Jones
-
Publication number: 20220052647Abstract: Envelope tracking power supply circuitry includes a look up table (LUT) configured to provide a target supply voltage based on a power envelope measurement. The target supply voltage is dynamically adjusted based on a delay between the power envelope of an RF signal and a provided envelope tracking supply voltage. The envelope tracking supply voltage is generated from the adjusted target supply voltage in order to synchronize the envelope tracking supply voltage with the power envelope of the RF signal.Type: ApplicationFiled: June 18, 2021Publication date: February 17, 2022Inventors: Nadim Khlat, Marcus Granger-Jones
-
Publication number: 20210281229Abstract: An envelope tracking (ET) radio frequency (RF) front-end circuit is provided. The ET RF front-end circuit includes an ET integrated circuit(s) (ETIC(s)), a local transceiver circuit, a target voltage circuit(s), and a number of power amplifiers. The local transceiver circuit receives an input signal(s) from a coupled baseband transceiver and generates a number of RF signals. The target voltage circuit(s) generates a time-variant ET target voltage(s) based on the input signal(s). The ETIC(s) generates multiple ET voltages based on the time-variant ET target voltage(s). The power amplifiers amplify the RF signals based on the ET voltages. Given that the time-variant ET target voltage(s) is generated inside the self-contained ET RF front-end circuit, it is possible to reduce distortion in the time-variant ET target voltage(s), thus helping to improve operating efficiency of the power amplifiers, especially when the RF signals are modulated with a higher modulation bandwidth (e.g., ?200 MHz).Type: ApplicationFiled: February 24, 2021Publication date: September 9, 2021Inventors: Nadim Khlat, Marcus Granger-Jones
-
Patent number: 11025224Abstract: RF circuitry, which includes a first acoustic RF resonator (ARFR) and a first compensating ARFR, is disclosed. A first inductive element is coupled between the first compensating ARFR and a first end of the first ARFR. A second inductive element is coupled between the first compensating ARFR and a second end of the first ARFR. The first compensating ARFR, the first inductive element, and the second inductive element at least partially compensate for a parallel capacitance of the first ARFR.Type: GrantFiled: February 22, 2019Date of Patent: June 1, 2021Assignee: Qorvo US, Inc.Inventors: Nadim Khlat, Jean-Frederic Chiron, Marcus Granger-Jones, Andrew F. Folkmann, Robert Aigner
-
Publication number: 20210126599Abstract: An average power tracking (APT) power amplifier apparatus is provided. In a non-limiting example, the APT power amplifier apparatus includes multiple sets of power amplifier circuits configured to amplify a radio frequency (RF) signal(s) for transmission in different polarizations (e.g., vertical and horizontal). In examples disclosed herein, the APT power amplifier apparatus can be configured to employ a single power management integrated circuit (PMIC) to provide an APT voltage to all of the power amplifier circuits for amplifying the RF signal(s). By employing a single PMIC in the APT power amplifier apparatus, it is possible to reduce footprint, power consumption, and costs of the APT power amplifier apparatus.Type: ApplicationFiled: October 26, 2020Publication date: April 29, 2021Inventors: Nadim Khlat, Marcus Granger-Jones