Patents by Inventor MARIE KRYSAK
MARIE KRYSAK has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 12218052Abstract: Advanced lithography techniques including sub-10 nm pitch patterning and structures resulting therefrom are described. Self-assembled devices and their methods of fabrication are described.Type: GrantFiled: October 27, 2023Date of Patent: February 4, 2025Assignee: Intel CorporationInventors: Richard E. Schenker, Robert L Bristol, Kevin L. Lin, Florian Gstrein, James M. Blackwell, Marie Krysak, Manish Chandhok, Paul A Nyhus, Charles H. Wallace, Curtis W. Ward, Swaminathan Sivakumar, Elliot N. Tan
-
Publication number: 20240360264Abstract: A chemical composition includes a polymer chain having a surface anchoring group at a terminus of the polymer chain. The surface anchoring group is metal or dielectric selective and the polymer chain further includes at least one of a photo-acid generator, quencher, or a catalyst. In some embodiments, the surface anchoring group is metal selective or dielectric selective. In some embodiments, the polymer chain includes side polymer chains where the side polymer chains include polymers of photo-acid generators, quencher, or catalyst.Type: ApplicationFiled: July 8, 2024Publication date: October 31, 2024Applicant: Intel CorporationInventors: Eungnak Han, Gurpreet Singh, Tayseer Mahdi, Florian Gstrein, Lauren Doyle, Marie Krysak, James Blackwell, Robert Bristol
-
Patent number: 12107044Abstract: Embodiments include a substrate and a method of forming the substrate. A substrate includes an interlayer dielectric and conductive traces in the interlayer dielectric (ILD). The conductive traces may include a first conductive trace surrounded by a second and third conductive traces. The substrate also includes a photoresist block in a region of the ILD. The region may be directly surrounded by the ILD and first conductive trace, and the photoresist block may be between the first conductive trace. The photoresist block may have a top surface that is substantially coplanar to top surfaces of the ILD and conductive traces. The photoresist block may have a width substantially equal to a width of the conductive traces. The photoresist block may be in the first conductive trace and between the second and third conductive traces. The photoresist block may include a metal oxide core embedded with organic ligands.Type: GrantFiled: April 19, 2019Date of Patent: October 1, 2024Assignee: Intel CorporationInventors: Marie Krysak, Kevin L. Lin, Robert Bristol, Charles H. Wallace
-
Patent number: 12037434Abstract: A chemical composition includes a polymer chain having a surface anchoring group at a terminus of the polymer chain. The surface anchoring group is metal or dielectric selective and the polymer chain further includes at least one of a photo-acid generator, quencher, or a catalyst. In some embodiments, the surface anchoring group is metal selective or dielectric selective. In some embodiments, the polymer chain includes side polymer chains where the side polymer chains include polymers of photo-acid generators, quencher, or catalyst.Type: GrantFiled: May 6, 2021Date of Patent: July 16, 2024Assignee: Intel CorporationInventors: Eungnak Han, Gurpreet Singh, Tayseer Mahdi, Florian Gstrein, Lauren Doyle, Marie Krysak, James Blackwell, Robert Bristol
-
Publication number: 20240201586Abstract: Precursors and methods related to a tin-based photoresist are disclosed herein. In some embodiments, a method for forming a tin-based photoresist may include exposing a tin-containing precursor and a co-reagent to a substrate to form a photoresist having tin clusters; selectively exposing the photoresist to extreme ultraviolet radiation (EUV); and exposing the photoresist to heat to form, in the region, crosslinking between the tin clusters. In some embodiments, the precursor has a formula R1R2Sn(N(CH3)2)2, and R1 and R2 are selected from the group consisting of neo-silyl, neo-pentyl, phenyl, benzyl, methyl-bis(trimethylsilyl), methyl, ethyl, isopropyl, tert-butyl, n-butyl, N,N-dimethylpropylamine, and N, N-dimethlybutylamine. In other embodiments, the precursor includes a chelating alkyl-amine or alkyl-amide ligand featuring a 5 membered or 6 membered tin-based heterocycle bound ?2-C,N with an alkyl group on the ligand backbone, wherein the alkyl group includes methyl, ethyl, vinyl, hydrogen, or tert-butyl.Type: ApplicationFiled: December 20, 2022Publication date: June 20, 2024Applicant: Intel CorporationInventors: James Blackwell, Charles Cameron Mokhtarzadeh, Lauren Elizabeth Doyle, Eric Mattson, Patrick Theofanis, John J. Plombon, Michael Robinson, Marie Krysak, Paul Meza-Morales, Scott Semproni, Scott B. Clendenning
-
Patent number: 12012473Abstract: Disclosed herein are structures and techniques utilizing directed self-assembly for microelectronic device fabrication. For example, a microelectronic structure may include a patterned region including a first conductive line and a second conductive line, wherein the second conductive line is adjacent to the first conductive line; and an unordered region having an unordered lamellar pattern, wherein the unordered region is coplanar with the patterned region.Type: GrantFiled: September 25, 2020Date of Patent: June 18, 2024Assignee: Intel CorporationInventors: James Munro Blackwell, Robert L. Bristol, Xuanxuan Chen, Lauren Elizabeth Doyle, Florian Gstrein, Eungnak Han, Brandon Jay Holybee, Marie Krysak, Tayseer Mahdi, Richard E. Schenker, Gurpreet Singh, Emily Susan Walker
-
Patent number: 11984317Abstract: Techniques, structures, and materials related to extreme ultraviolet (EUV) lithography are discussed. Multiple patterning inclusive of first patterning a grating of parallel lines and second patterning utilizing EUV lithography to form plugs in the grating, and optional trimming of the plugs may be employed. EUV resists, surface treatments, resist additives, and optional processing inclusive of plug healing, angled etch processing, electric field enhanced post exposure bake are described, which provide improved processing reliability, feature definition, and critical dimensions.Type: GrantFiled: May 5, 2021Date of Patent: May 14, 2024Assignee: Intel CorporationInventors: Marie Krysak, James Blackwell, Lauren Doyle, Brian Zaccheo, Patrick Theofanis, Michael Robinson, Florian Gstrein
-
Patent number: 11955377Abstract: Approaches based on differential hardmasks for modulation of electrobucket sensitivity for semiconductor structure fabrication, and the resulting structures, are described. In an example, a method of fabricating an interconnect structure for an integrated circuit includes forming a hardmask layer above an inter-layer dielectric (ILD) layer formed above a substrate. A plurality of dielectric spacers is formed on the hardmask layer. The hardmask layer is patterned to form a plurality of first hardmask portions. A plurality of second hardmask portions is formed alternating with the first hardmask portions. A plurality of electrobuckets is formed on the alternating first and second hardmask portions and in openings between the plurality of dielectric spacers. Select ones of the plurality of electrobuckets are exposed to a lithographic exposure and removed to define a set of via locations.Type: GrantFiled: January 4, 2022Date of Patent: April 9, 2024Assignee: Intel CorporationInventors: Kevin L. Lin, Robert L Bristol, James M. Blackwell, Rami Hourani, Marie Krysak
-
Patent number: 11953826Abstract: Lined photoresist structures to facilitate fabricating back end of line (BEOL) interconnects are described. In an embodiment, a hard mask has recesses formed therein, wherein liner structures are variously disposed each on a sidewall of a respective recess. Photobuckets comprising photoresist material are also variously disposed in the recesses. The liner structures variously serve as marginal buffers to mitigate possible effects of misalignment in the exposure of photoresist material to photons or an electron beam. In another embodiment, a recess has disposed therein a liner structure and a photobucket that are both formed by self-assembly of a photoresist-based block-copolymer.Type: GrantFiled: September 1, 2021Date of Patent: April 9, 2024Assignee: Intel CorporationInventors: James M. Blackwell, Robert L. Bristol, Marie Krysak, Florian Gstrein, Eungnak Han, Kevin L. Lin, Rami Hourani, Shane M. Harlson
-
Patent number: 11955343Abstract: Two-stage bake photoresists with releasable quenchers for fabricating back end of line (BEOL) interconnects are described. In an example, a photolyzable composition includes an acid-deprotectable photoresist material having substantial transparency at a wavelength, a photo-acid-generating (PAG) component having substantial transparency at the wavelength, and a base-generating component having substantial absorptivity at the wavelength.Type: GrantFiled: March 22, 2022Date of Patent: April 9, 2024Assignee: Intel CorporationInventors: Robert L. Bristol, Marie Krysak, James M. Blackwell, Florian Gstrein, Kent N. Frasure
-
Publication number: 20240071917Abstract: Advanced lithography techniques including sub-10 nm pitch patterning and structures resulting therefrom are described. Self-assembled devices and their methods of fabrication are described.Type: ApplicationFiled: October 27, 2023Publication date: February 29, 2024Inventors: Richard E. SCHENKER, Robert L. BRISTOL, Kevin L. LIN, Florian GSTREIN, James M. BLACKWELL, Marie KRYSAK, Manish CHANDHOK, Paul A. NYHUS, Charles H. WALLACE, Curtis W. WARD, Swaminathan SIVAKUMAR, Elliot N. TAN
-
Patent number: 11874600Abstract: A photosensitive composition including metal nanoparticles capped with an organic ligand, wherein the metal particles includes a metal that absorbs light in the extreme ultraviolet spectrum. A method including synthesizing metal particles including a diameter of 5 nanometers or less, wherein the metal particles includes a metal that absorbs light in the extreme ultraviolet spectrum; and capping the metal particles with an organic ligand. A method including depositing a photosensitive composition on a semiconductor substrate, wherein the photosensitive composition includes metal nanoparticles capped with an organic ligand and the nanoparticles include a metal that absorbs light in the extreme ultraviolet spectrum; exposing the photosensitive composition to light in an ultraviolet spectrum through a mask including a pattern; and transferring the mask pattern to the photosensitive composition.Type: GrantFiled: April 4, 2022Date of Patent: January 16, 2024Assignee: Intel CorporationInventors: Marie Krysak, James M. Blackwell, Robert L. Bristol, Florian Gstrein
-
Patent number: 11862463Abstract: A dielectric composition including a metal oxide particle including a diameter of 5 nanometers or less capped with an organic ligand at at least a 1:1 ratio. A method including synthesizing metal oxide particles including a diameter of 5 nanometers or less; and capping the metal oxide particles with an organic ligand at at least a 1:1 ratio. A method including forming an interconnect layer on a semiconductor substrate; forming a first hardmask material and a different second hardmask material on the interconnect layer, wherein at least one of the first hardmask material and the second hardmask material is formed over an area of interconnect layer target for a via landing and at least one of the first hardmask material and the second hardmask material include metal oxide nanoparticles; and forming an opening to the interconnect layer selectively through one of the first hardmask material and the second hardmask material.Type: GrantFiled: December 7, 2021Date of Patent: January 2, 2024Assignee: Intel CorporationInventors: Marie Krysak, Florian Gstrein, Manish Chandhok
-
Patent number: 11854787Abstract: Advanced lithography techniques including sub-10 nm pitch patterning and structures resulting therefrom are described. Self-assembled devices and their methods of fabrication are described.Type: GrantFiled: May 2, 2022Date of Patent: December 26, 2023Assignee: Intel CorporationInventors: Richard E. Schenker, Robert L. Bristol, Kevin L. Lin, Florian Gstrein, James M. Blackwell, Marie Krysak, Manish Chandhok, Paul A. Nyhus, Charles H. Wallace, Curtis W. Ward, Swaminathan Sivakumar, Elliot N. Tan
-
Patent number: 11846883Abstract: A photoresist is disclosed. The photoresist includes a polymer with one repeating unit and an absorbing unit.Type: GrantFiled: September 28, 2018Date of Patent: December 19, 2023Assignee: Intel CorporationInventors: Robert Bristol, Marie Krysak, Lauren Doyle, James Blackwell, Eungnak Han
-
Publication number: 20220262722Abstract: Advanced lithography techniques including sub-10 nm pitch patterning and structures resulting therefrom are described. Self-assembled devices and their methods of fabrication are described.Type: ApplicationFiled: May 2, 2022Publication date: August 18, 2022Inventors: Richard E. SCHENKER, Robert L. BRISTOL, Kevin L. LIN, Florian GSTREIN, James M. BLACKWELL, Marie KRYSAK, Manish CHANDHOK, Paul A. NYHUS, Charles H. WALLACE, Curtis W. WARD, Swaminathan SIVAKUMAR, Elliot N. TAN
-
Patent number: 11406972Abstract: Catalysts for facilitating cross-linking of liquid precursors into solid dielectric materials are disclosed. Initially, catalysts are protected, either by coordination with other compounds or by conversion to an ionic salt. Protection prevents catalysts from facilitating cross-linking unless activated. A catalyst is activated upon receiving an excitation, e.g. thermal excitation by heating. Upon receiving an excitation, protection of a catalyst dissociates, decomposes, becomes neutralized, or is otherwise transformed to allow the catalyst to facilitate cross-linking of the precursors into solid dielectric materials. Methods for fabricating dielectric materials using such protected catalysts as well as devices comprising the resulting materials are also described. Dielectric materials comprising cross-linked cyclic carbosilane units having a ring structure including C and Si may be formed in this manner.Type: GrantFiled: December 4, 2015Date of Patent: August 9, 2022Assignee: Intel CorporationInventors: James M. Blackwell, David J. Michalak, Jessica M. Torres, Marie Krysak, Jeffery D. Bielefeld
-
Publication number: 20220229364Abstract: A photosensitive composition including metal nanoparticles capped with an organic ligand, wherein the metal particles includes a metal that absorbs light in the extreme ultraviolet spectrum. A method including synthesizing metal particles including a diameter of 5 nanometers or less, wherein the metal particles includes a metal that absorbs light in the extreme ultraviolet spectrum; and capping the metal particles with an organic ligand. A method including depositing a photosensitive composition on a semiconductor substrate, wherein the photosensitive composition includes metal nanoparticles capped with an organic ligand and the nanoparticles include a metal that absorbs light in the extreme ultraviolet spectrum; exposing the photosensitive composition to light in an ultraviolet spectrum through a mask including a pattern; and transferring the mask pattern to the photosensitive composition.Type: ApplicationFiled: April 4, 2022Publication date: July 21, 2022Inventors: Marie KRYSAK, James M. BLACKWELL, Robert L. BRISTOL, Florian GSTREIN
-
Publication number: 20220216065Abstract: Two-stage bake photoresists with releasable quenchers for fabricating back end of line (BEOL) interconnects are described. In an example, a photolyzable composition includes an acid-deprotectable photoresist material having substantial transparency at a wavelength, a photo-acid-generating (PAG) component having substantial transparency at the wavelength, and a base-generating component having substantial absorptivity at the wavelength.Type: ApplicationFiled: March 22, 2022Publication date: July 7, 2022Inventors: Robert L. BRISTOL, Marie KRYSAK, James M. BLACKWELL, Florian GSTREIN, Kent N. FRASURE
-
Patent number: 11373950Abstract: Advanced lithography techniques including sub-10 nm pitch patterning and structures resulting therefrom are described. Self-assembled devices and their methods of fabrication are described.Type: GrantFiled: December 2, 2020Date of Patent: June 28, 2022Assignee: Intel CorporationInventors: Richard E. Schenker, Robert L. Bristol, Kevin L. Lin, Florian Gstrein, James M. Blackwell, Marie Krysak, Manish Chandhok, Paul A. Nyhus, Charles H. Wallace, Curtis W. Ward, Swaminathan Sivakumar, Elliot N. Tan