Patents by Inventor Mario Micciche?
Mario Micciche? has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10297292Abstract: A sense structure may include sense amplifiers each having measuring and reference terminals for receiving a measuring and a reference current, respectively, output circuitry for providing an output voltage based upon the measuring and reference currents, and voltage regulating circuitry in cascade configuration for regulating a voltage at the measuring and reference terminals. The regulating circuitry may include measuring and regulating transistors and a reference regulating transistor having a first conduction terminal coupled with the measuring terminal and with the reference terminal, respectively, a second conduction terminal coupled with the output circuitry and a control terminal coupled with a biasing terminal. Biasing circuitry is for providing a biasing voltage to the biasing terminal, and common regulating circuitry is for regulating the biasing voltage. Each sense amplifier may also include local regulating circuitry for regulating the biasing voltage applied to the biasing terminal.Type: GrantFiled: June 12, 2017Date of Patent: May 21, 2019Assignee: STMicroelectronics S.r.l.Inventors: Antonino Conte, Mario Micciche', Santi Nunzio Antonino Pagano
-
Publication number: 20170278552Abstract: A sense structure may include sense amplifiers each having measuring and reference terminals for receiving a measuring and a reference current, respectively, output circuitry for providing an output voltage based upon the measuring and reference currents, and voltage regulating circuitry in cascade configuration for regulating a voltage at the measuring and reference terminals. The regulating circuitry may include measuring and regulating transistors and a reference regulating transistor having a first conduction terminal coupled with the measuring terminal and with the reference terminal, respectively, a second conduction terminal coupled with the output circuitry and a control terminal coupled with a biasing terminal. Biasing circuitry is for providing a biasing voltage to the biasing terminal, and common regulating circuitry is for regulating the biasing voltage. Each sense amplifier may also include local regulating circuitry for regulating the biasing voltage applied to the biasing terminal.Type: ApplicationFiled: June 12, 2017Publication date: September 28, 2017Inventors: Antonino Conte, Mario Micciche', Santi Nunzio Antonino Pagano
-
Patent number: 9679618Abstract: A sense structure may include sense amplifiers each having measuring and reference terminals for receiving a measuring and a reference current, respectively, output circuitry for providing an output voltage based upon the measuring and reference currents, and voltage regulating circuitry in cascode configuration for regulating a voltage at the measuring and reference terminals. The regulating circuitry may include measuring and regulating transistors and a reference regulating transistor having a first conduction terminal coupled with the measuring terminal and with the reference terminal, respectively, a second conduction terminal coupled with the output circuitry and a control terminal coupled with a biasing terminal. Biasing circuitry is for providing a biasing voltage to the biasing terminal, and common regulating circuitry is for regulating the biasing voltage. Each sense amplifier may also include local regulating circuitry for regulating the biasing voltage applied to the biasing terminal.Type: GrantFiled: May 4, 2015Date of Patent: June 13, 2017Assignee: STMicroelectronics S.r.l.Inventors: Antonino Conte, Mario Micciche′, SantiNunzioAntonino Pagano
-
Patent number: 9240243Abstract: A method for managing a flash memory device including pages of memory cells is described. The memory device may be erasable at the page level, and the pages may include operative pages for storing operative values and service pages for storing information relating to the erasing of the operative pages. In response to a request to erase selected operative pages, the method may include determining a service page in use among the service pages according to service information stored in the service pages, verifying the presence a service page to be erased, and applying an erasing pulse to each service page to be erased. The method may also include writing an address of the operative pages into the service page in use, erasing the selected operative pages, and writing a completion indication of the erasing of the selected operative pages into the service page in use.Type: GrantFiled: April 10, 2013Date of Patent: January 19, 2016Assignee: STMICROELECTRONICS S.R.L.Inventors: Giovanni Matranga, Mario Micciche, Rosario Roberto Grasso
-
Publication number: 20150332739Abstract: A sense structure may include sense amplifiers each having measuring and reference terminals for receiving a measuring and a reference current, respectively, output circuitry for providing an output voltage based upon the measuring and reference currents, and voltage regulating circuitry in cascode configuration for regulating a voltage at the measuring and reference terminals. The regulating circuitry may include measuring and regulating transistors and a reference regulating transistor having a first conduction terminal coupled with the measuring terminal and with the reference terminal, respectively, a second conduction terminal coupled with the output circuitry and a control terminal coupled with a biasing terminal. Biasing circuitry is for providing a biasing voltage to the biasing terminal, and common regulating circuitry is for regulating the biasing voltage. Each sense amplifier may also include local regulating circuitry for regulating the biasing voltage applied to the biasing terminal.Type: ApplicationFiled: May 4, 2015Publication date: November 19, 2015Inventors: Antonino CONTE, Mario MICCICHE', SantiNunzioAntonino PAGANO
-
Patent number: 8994355Abstract: A voltage converter device includes a voltage regulator having a supply terminal for receiving a supply voltage and an output terminal for providing a regulated voltage. A voltage multiplier is for receiving the regulated voltage and providing a boosted voltage higher in absolute value than the regulated voltage. The voltage multiplier includes circuitry for providing a clock signal that switches periodically between the regulated voltage and a reference voltage, and a sequence of capacitive stages that alternately accumulate and transfer electric charge according to the clock signal for generating the boosted voltage from the regulated voltage. The voltage regulator includes a power transistor and a regulation transistor each having a first conduction terminal, a second conduction terminal and a control terminal.Type: GrantFiled: February 21, 2012Date of Patent: March 31, 2015Assignee: STMicroelectronics S.r.l.Inventors: Mario Micciche, Antonino Conte, Carmelo Ucciardello, FrancescoNino Mammoliti
-
Patent number: 8704588Abstract: A bandgap voltage reference circuit for generating a bandgap voltage reference. An embodiment comprises a current generator controlled by a first driving voltage for generating a first current depending on the driving voltage, and a first reference circuit element coupled to the controlled current generator for receiving the first current and generating a first reference voltage in response to the first current. The circuit further comprises a second reference circuit element for receiving a second current corresponding to the first current; said second reference circuit element is adapted to generate a second reference voltage in response to the second current. The circuit further comprises an operational amplifier having a first input coupled to the first circuit element and a second input coupled to the second reference circuit element. The circuit also comprises a control circuit comprising first capacitive element and second capacitive element.Type: GrantFiled: October 27, 2010Date of Patent: April 22, 2014Assignee: STMicroelectronics S.r.l.Inventors: Antonino Conte, Mario Micciche, Rosario Roberto Grasso, Maria Giaquinta
-
Publication number: 20130272068Abstract: A method for managing a flash memory device including pages of memory cells is described. The memory device may be erasable at the page level, and the pages may include operative pages for storing operative values and service pages for storing information relating to the erasing of the operative pages. In response to a request to erase selected operative pages, the method may include determining a service page in use among the service pages according to service information stored in the service pages, verifying the presence a service page to be erased, and applying an erasing pulse to each service page to be erased. The method may also include writing an address of the operative pages into the service page in use, erasing the selected operative pages, and writing a completion indication of the erasing of the selected operative pages into the service page in use.Type: ApplicationFiled: April 10, 2013Publication date: October 17, 2013Applicant: STMicroelectronics S.r.l.Inventors: Giovanni Matranga, Mario Micciche, Rosario Roberto Grasso
-
Patent number: 8482342Abstract: An embodiment of a circuit includes first and second branches, an amplifier, a compensation circuit, and a bias unit. The first and second branches are respectively operable to generate first and second currents. The amplifier has a first amplifier input node coupled to the first branch, a second amplifier input node coupled to the second branch, an amplifier output node coupled to the first and second branches, and a first compensation node. The compensation unit is operable to provide a first offset-compensation signal to the first compensation node. And the first bias unit is operable to provide first and second bias signals to the first and second input nodes, respectively, such that the amplifier is operable to cause the first current to approximately equal the second current.Type: GrantFiled: October 27, 2010Date of Patent: July 9, 2013Assignee: STMicroelectronics S.r.l.Inventors: Antonino Conte, Mario Micciche, Maria Giaquinta, Rosario Roberto Grasso
-
Patent number: 8437196Abstract: A sense-amplifier circuit includes: a comparison stage that compares a cell current that flows in a memory cell and through an associated bitline, with a reference current, for supplying an output signal indicating the state of the memory cell; and a precharging stage, which supplies, during a precharging step prior to the comparison step, a precharging current to the bitline so as to charge a capacitance thereof. The comparison stage includes a first comparison transistor and by a second comparison transistor, which are coupled in current-mirror configuration respectively to a first differential output and to a second differential output, through which a biasing current flows. The precharging stage diverts, during the precharging step, the biasing current towards the bitline as precharging current, and allows, during the comparison step, passage of part of the biasing current towards the first differential output, enabling operation of the current mirror.Type: GrantFiled: September 15, 2010Date of Patent: May 7, 2013Assignee: STMicroelectronics S.r.l.Inventors: Gianbattista Lo Giudice, Antonino Conte, Mario Micciche, Stefania Rinaldi
-
Publication number: 20120217947Abstract: A voltage converter device includes a voltage regulator having a supply terminal for receiving a supply voltage and an output terminal for providing a regulated voltage. A voltage multiplier is for receiving the regulated voltage and providing a boosted voltage higher in absolute value than the regulated voltage. The voltage multiplier includes circuitry for providing a clock signal that switches periodically between the regulated voltage and a reference voltage, and a sequence of capacitive stages that alternately accumulate and transfer electric charge according to the clock signal for generating the boosted voltage from the regulated voltage. The voltage regulator includes a power transistor and a regulation transistor each having a first conduction terminal, a second conduction terminal and a control terminal.Type: ApplicationFiled: February 21, 2012Publication date: August 30, 2012Applicant: STMicroelectronics, S.r.I.Inventors: MARIO MICCICHE, Antonio Conte, Carmelo Ucciardello, FrancescoNino Mammoliti
-
Patent number: 8120415Abstract: An embodiment of a circuit is described for the generation of a temperature-compensated voltage reference of the type comprising at least one generator circuit of a band-gap voltage, inserted between a first and a second voltage reference and including an operational amplifier, having in turn a first and a second input terminal connected to an input stage connected to these first and second input terminal and comprising at least one pair of a first and a second bipolar transistor for the generation of a first voltage component proportional to the temperature.Type: GrantFiled: May 12, 2009Date of Patent: February 21, 2012Assignee: STMicroelectronics S.r.l.Inventors: Antonino Conte, Mario Micciche′, Rosario Roberto Grasso
-
Publication number: 20110102058Abstract: An embodiment of a bandgap voltage reference circuit for generating a bandgap voltage reference. Said embodiment comprises a current generator controlled by a first driving voltage for generating a first current depending on the driving voltage, and a first reference circuit element coupled to the controlled current generator for receiving the first current and generating a first reference voltage in response to the first current. The circuit further comprises a second reference circuit element for receiving a second current corresponding to the first current; said second reference circuit element is adapted to generate a second reference voltage in response to the second current. Said circuit further comprises a third reference circuit element for receiving a third current corresponding to the first current and generating the bandgap reference voltage in response to the third current, and an operational amplifier.Type: ApplicationFiled: October 27, 2010Publication date: May 5, 2011Applicant: STMICROELECTRONICS S.R.L.Inventors: Antonino CONTE, Mario MICCICHE, Rosario Roberto GRASSO, Maria GIAQUINTA
-
Publication number: 20110102049Abstract: An embodiment of a circuit includes first and second branches, an amplifier, a compensation circuit, and a bias unit. The first and second branches are respectively operable to generate first and second currents. The amplifier has a first amplifier input node coupled to the first branch, a second amplifier input node coupled to the second branch, an amplifier output node coupled to the first and second branches, and a first compensation node. The compensation unit is operable to provide a first offset-compensation signal to the first compensation node. And the first bias unit is operable to provide first and second bias signals to the first and second input nodes, respectively, such that the amplifier is operable to cause the first current to approximately equal the second current.Type: ApplicationFiled: October 27, 2010Publication date: May 5, 2011Applicant: STMICROELECTRONICS S.R.L.Inventors: Antonino CONTE, Mario MICCICHE, Maria GIAQUINTA, Rosario Roberto GRASSO
-
Publication number: 20110069554Abstract: A sense-amplifier circuit includes: a comparison stage that compares a cell current that flows in a memory cell and through an associated bitline, with a reference current, for supplying an output signal indicating the state of the memory cell; and a precharging stage, which supplies, during a precharging step prior to the comparison step, a precharging current to the bitline so as to charge a capacitance thereof. The comparison stage includes a first comparison transistor and by a second comparison transistor, which are coupled in current-mirror configuration respectively to a first differential output and to a second differential output, through which a biasing current flows. The precharging stage diverts, during the precharging step, the biasing current towards the bitline as precharging current, and allows, during the comparison step, passage of part of the biasing current towards the first differential output, enabling operation of the current mirror.Type: ApplicationFiled: September 15, 2010Publication date: March 24, 2011Applicant: STMICROELECTRONICS S.R.L.Inventors: Gianbattista Lo Giudice, Antonino Conte, Mario Micciche, Stefania Rinaldi
-
Patent number: 7633805Abstract: A generator circuit generates a reference voltage on an output terminal connected to a matrix of non-volatile memory cells and includes a comparator positioned between a common node and the output terminal. The comparator has first and second input terminals and an output terminal suitable for supplying a compared voltage given by comparing first and second voltage values present on the first and second input terminals. The circuit includes a reference cell inserted between the common node and a first voltage reference. Advantageously, the reference cell comprises a floating gate with a contact terminal coupled to a biasing block, having an input terminal connected to the output terminal of the generator circuit and being suitable for periodically biasing the floating gate contact terminal at a biasing voltage of a second voltage reference.Type: GrantFiled: November 16, 2007Date of Patent: December 15, 2009Assignee: STMicroelectronics S.r.l.Inventors: Antonino Conte, Mario Micciche, Gianbattista Lo Giudice, Alberto Di Martino, Giampiero Sberno
-
Publication number: 20090284304Abstract: An embodiment of a circuit is described for the generation of a temperature-compensated voltage reference of the type comprising at least one generator circuit of a band-gap voltage, inserted between a first and a second voltage reference and including an operational amplifier, having in turn a first and a second input terminal connected to an input stage connected to these first and second input terminal and comprising at least one pair of a first and a second bipolar transistor for the generation of a first voltage component proportional to the temperature.Type: ApplicationFiled: May 12, 2009Publication date: November 19, 2009Applicant: STMicroelectronics S.r.l.Inventors: Antonino Conte, Mario Micciche', Rosario Roberto Grasso
-
Patent number: 7580289Abstract: A non-volatile memory device is proposed. The memory device includes a plurality of blocks of memory cells, each block having a common biasing node for all the memory cells of the block, biasing means for providing a biasing voltage, and selection means for selectively applying the biasing voltage to the biasing node of a selected block, for each block the selection means including first switching means and second switching means connected in series, the first switching means being connected with the biasing node and the second switching means being connected with the biasing means, wherein the second switching means of all the blocks are connected in parallel, the selection means including means for closing the first switching means of the selected block and the second switching means of all the blocks, and for opening the second switching means of each unselected block.Type: GrantFiled: May 25, 2006Date of Patent: August 25, 2009Assignee: STMicroelectronics, S.r.l.Inventors: Antonino Conte, Giampiero Sberno, Mario Micciche', Enrico Castaldo
-
Patent number: 7576591Abstract: A charge pump system is provided that includes at least one first pump for generating a first working voltage, a second pump for generating a second working voltage, and a third pump for generating a third working voltage. The first pump is connected to an internal supply voltage reference that can having a limited value, and has an output terminal connected to the second and third pumps so as to supplying them with the first working voltage as their supply voltage. A method is also provided for managing the generation of voltages to be used with such a charge pump system.Type: GrantFiled: July 19, 2007Date of Patent: August 18, 2009Assignee: STMicroelectronics S.r.l.Inventors: Antonino Conte, Carmelo Ucciardello, Carmine D'Alessandro, Mario Micciche, Giovanni Matranga, Diego De Costantini
-
Publication number: 20080130361Abstract: A generator circuit generates a reference voltage on an output terminal connected to a matrix of non-volatile memory cells and includes a comparator positioned between a common node and the output terminal. The comparator has first and second input terminals and an output terminal suitable for supplying a compared voltage given by comparing first and second voltage values present on the first and second input terminals. The circuit includes a reference cell inserted between the common node and a first voltage reference. Advantageously, the reference cell comprises a floating gate with a contact terminal coupled to a biasing block, having an input terminal connected to the output terminal of the generator circuit and being suitable for periodically biasing the floating gate contact terminal at a biasing voltage of a second voltage reference.Type: ApplicationFiled: November 16, 2007Publication date: June 5, 2008Applicant: STMICROELECTRONICS S.R.L.Inventors: Antonino Conte, Mario Micciche, Gianbattista Lo Giudice, Alberto Di Martino, Giampiero Sberno