Patents by Inventor Mario Paparo
Mario Paparo has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10113528Abstract: The pressure in the combustion chamber of an electronically controlled spark plug ignition engine may be estimated in real time mode without specific sensors by processing sensed ionization current data to calculate features of the current waveform proven to be correlated to the pressure inside the engine cylinders and correlating them on the basis of a look up table of time invariant correlation coefficients generated through a calibration campaign of tests on a test engine purposely equipped with sensors. A mathematical model of the electrical and physical spark plug ignition system and combustion chamber of the engine is refined during calibration by iteratively testing the interactive performance of correlation coefficients of related terms of a mathematical expression of the model and comparing the expressed pressure value with the real pressure value as measured by a sensor.Type: GrantFiled: August 9, 2017Date of Patent: October 30, 2018Assignee: STMicroelectronics S.r.l.Inventors: Davide Giuseppe Patti, Mario Paparo
-
Publication number: 20170335819Abstract: The pressure in the combustion chamber of an electronically controlled spark plug ignition engine may be estimated in real time mode without specific sensors by processing sensed ionization current data to calculate features of the current waveform proven to be correlated to the pressure inside the engine cylinders and correlating them on the basis of a look up table of time invariant correlation coefficients generated through a calibration campaign of tests on a test engine purposely equipped with sensors. A mathematical model of the electrical and physical spark plug ignition system and combustion chamber of the engine is refined during calibration by iteratively testing the interactive performance of correlation coefficients of related terms of a mathematical expression of the model and comparing the expressed pressure value with the real pressure value as measured by a sensor.Type: ApplicationFiled: August 9, 2017Publication date: November 23, 2017Inventors: Davide Giuseppe Patti, Mario Paparo
-
Patent number: 9752548Abstract: The pressure in the combustion chamber of an electronically controlled spark plug ignition engine may be estimated in real time mode without specific sensors by processing sensed ionization current data to calculate features of the current waveform proven to be correlated to the pressure inside the engine cylinders and correlating them on the basis of a look up table of time invariant correlation coefficients generated through a calibration campaign of tests on a test engine purposely equipped with sensors. A mathematical model of the electrical and physical spark plug ignition system and combustion chamber of the engine is refined during calibration by iteratively testing the interactive performance of correlation coefficients of related terms of a mathematical expression of the model and comparing the expressed pressure value with the real pressure value as measured by a sensor.Type: GrantFiled: May 8, 2014Date of Patent: September 5, 2017Assignee: STMicroelectronics S.r.l.Inventors: DavideGiuseppe Patti, Mario Paparo
-
Patent number: 8941385Abstract: A spark plug, including an insulator embedding a first metallic electrode axially extending therethrough from a high voltage outer end terminal to the center of the inner end of the insulator from which it protrudes; a metallic ground electrode isolated from the first electrode and having an extended inner termination facing toward the first electrode extending from the insulator tip for defining therebetween a spark gap, a resistive element connected to the ground electrode such that upon mounting the spark plug in an internal combustion engine, the ground electrode electrically connects to the engine body through the resistive element; and a second outer termination of the ground electrode, adapted to constitute an accessible sensing terminal.Type: GrantFiled: October 18, 2012Date of Patent: January 27, 2015Assignee: STMicroelectronics S.R.L.Inventors: Davide Giuseppe Patti, Mario Paparo, Domenico Rossi
-
Publication number: 20140336956Abstract: The pressure in the combustion chamber of an electronically controlled spark plug ignition engine may be estimated in real time mode without specific sensors by processing sensed ionization current data to calculate features of the current waveform proven to be correlated to the pressure inside the engine cylinders and correlating them on the basis of a look up table of time invariant correlation coefficients generated through a calibration campaign of tests on a test engine purposely equipped with sensors. A mathematical model of the electrical and physical spark plug ignition system and combustion chamber of the engine is refined during calibration by iteratively testing the interactive performance of correlation coefficients of related terms of a mathematical expression of the model and comparing the expressed pressure value with the real pressure value as measured by a sensor.Type: ApplicationFiled: May 8, 2014Publication date: November 13, 2014Applicant: STMicroelectronics S.r.l.Inventors: DavideGiuseppe Patti, Mario Paparo
-
Patent number: 6265856Abstract: Presented is a low-drop type of voltage regulator formed with BiCMOS/CMOS technology. The regulator includes an input terminal that receives a stable voltage reference connected to one input of an operational amplifier through a switch controlled by a power-on enable signal. A supply voltage reference powers the operational amplifier. The regulator includes an output transistor connected to an output of the amplifier to generate a regulated voltage value to be fed back to the amplifier input. A second transistor is connected in series between the output transistor and the supply voltage reference. The regulator uses a control circuit portion connected between the control terminal of the second transistor and the supply voltage reference to prevent the breakdown of the output transistor from occurring.Type: GrantFiled: June 16, 2000Date of Patent: July 24, 2001Assignee: STMicroelectronics S.r.l.Inventors: Giovanni Caliā², Mario Paparo, Roberto Pelleriti
-
Patent number: 6127847Abstract: A high-speed bipolar-to-CMOS logic converter circuit, including an input stage, including a differential amplifier meant to be connected to a bipolar-logic circuit portion and to be supplied by the supply voltage of the bipolar-logic portion, and an output stage, which is supplied by the voltage of a CMOS-logic circuit portion, a dynamic level shifting circuit interposed between the input stage and the output stage, the output stage being connected to the CMOS-logic circuit portion.Type: GrantFiled: June 1, 1998Date of Patent: October 3, 2000Assignees: SGS--Thomson Microelectronics S.r.l., Consorzio per la Ricerca sulla Microelettronica nel MezzogiornoInventors: Guglielmo Sirna, Giuseppe Palmisano, Mario Paparo
-
Patent number: 5936451Abstract: A reduced area delay circuit and method are disclosed. The delay circuit uses a constant current source and a constant current drain to charge and discharge a capacitor and thus control the delay time of the delay circuit. The constant current source and drain can be implemented using current mirrors formed by configuring MOSFET transistors in a common source configuration. The delay circuit method includes the steps of receiving an input signal, delaying the input signal by using a constant current source or drain in combination with a capacitor, and then buffering the voltage on the capacitor using two inverters. A programmable delay circuit is also disclosed by adding additional pairs of current mirrors to the delay circuit and selectively enabling the pairs to adjust the delay time.Type: GrantFiled: July 21, 1997Date of Patent: August 10, 1999Assignee: STMicroeletronics, Inc.Inventors: William A. Phillips, Mario Paparo, Piero Capocelli
-
Patent number: 5866461Abstract: A bipolar power transistor and a low voltage bipolar transistor are combined in an emitter switching or a semibridge configuration in an integrated structure. In a version with non-isolated components, the components of the structure are totally or partially superimposed on each other, partly in a first epitaxial layer and partly in a second epitaxial layer, and the low voltage bipolar transistor is situated above the emitter region of the bipolar power transistor which is thus a completely buried active structure. In a version with isolated components, there are two P+ regions in an N- epitaxial layer. The first P+ region constitutes the power transistor base and encloses the N+ emitter region of the power transistor. The second P+ region encloses two N+ regions and one P+ region, constituting the collector, emitter, and base regions respectively of the low voltage transistor.Type: GrantFiled: February 18, 1997Date of Patent: February 2, 1999Assignees: STMicroelectronics s.r.l., Consorzio Per La Ricerca Sulla Microelettronica Nel MezzogiornoInventors: Santo Puzzolo, Raffaele Zambrano, Mario Paparo
-
Patent number: 5796276Abstract: A high-side gate driving circuit, where a current-mode differential error amplifier is used to regulate the current sourced to the gate. A current path is provided from the gate to the source of the power device, and a constant current is provided to the gate. A variable current source is also provided, and this current source is controlled by the output of the error amplifier. Preferably a voltage offset (avalanche breakdown diode) is interposed between the gate and source of the high-side driver; this ensures that the feedback loop will operate in a bistable mode, which avoids instability problems.Type: GrantFiled: December 30, 1994Date of Patent: August 18, 1998Assignee: SGS-Thomson Microelectronics, Inc.Inventors: William Phillips, Mario Paparo
-
Patent number: 5500551Abstract: A bipolar power transistor and a low voltage bipolar transistor are combined in an emitter switching or a semibridge configuration in an integrated structure. In a version with non-isolated components, the components of the structure are totally or partially superimposed on each other, partly in a first epitaxial layer and partly in a second epitaxial layer, and the low voltage bipolar transistor is situated above the emitter region of the bipolar power transistor which is thus a completely buried active structure. In a version with isolated components, there are two P+ regions in an N- epitaxial layer. The first P+ region constitutes the power transistor base and encloses the N+ emitter region of the power transistor. The second P+ region encloses two N+ regions and one P+ region, constituting the collector, emitter, and base regions respectively of the low voltage transistor.Type: GrantFiled: July 11, 1994Date of Patent: March 19, 1996Assignees: SGS-Thomson Microelectronics, S.r.l., Consorzio per la Ricerca Sulla Microelettronica nel MezzogiorroInventors: Santo Puzzolo, Raffaele Zambrano, Mario Paparo
-
Patent number: 5475273Abstract: A smart power integrated circuit with dynamic isolation. A P-type isolation region surrounds the small signal devices (npn bipolar transistors and possibly other devices). This isolation region is held at ground in normal operation; but one or more pilot circuits continually monitor the collector voltages of the small-signal and power npn transistors, and instantly reconnect this isolation region, in real time, to the lowest collector voltage, whenever any of the collector voltages go below ground. Preferably a large capacitor provides a dedicated supply to the pilot circuit, so that the reconnection operation can proceed even when a power supply glitch occurs.Type: GrantFiled: December 7, 1992Date of Patent: December 12, 1995Inventors: Mario Paparo, Raffaele Zambrano
-
Patent number: 5449936Abstract: A high current MOS transistor integrated bridge structure includes at least two arms, each having a first and a second MOS transistor. The structure is formed on an N++ substrate forming a positive potential output terminal, and an N-type epitaxial layer. For each first transistor, an L shaped region is formed of a horizontal N+ region which is connected to the surface through an N++ vertical region. Forming a corresponding alternating current input with this region is an N type region which has within it a succession of P type regions, and a pair of N+ type regions forming a negative potential output terminal. For each second transistor, an N+ region has N++ lateral regions extending to the surface, and includes an N type region containing a succession of P type regions and a pair of N+ regions forming corresponding alternating current inputs. The first transistor of each arm is entirely contained within a P type isolation region which has P+ regions extending to the surface of the substrate.Type: GrantFiled: September 21, 1994Date of Patent: September 12, 1995Assignees: SGS-Thompson Microelectronics Srl, Consorzio per la Ricerca Sulla Microelectronics nel MezzogiornoInventors: Mario Paparo, Natale Aiello
-
Patent number: 5444291Abstract: An integrated bridge device includes at least two arms, each of which is formed of a first and second diode connected transistor in series. The device is formed in an N+ substrate, which forms a positive output terminal. N- and N type epitaxial layers are formed over the substrate, and P and P+ regions are formed therein for each of the aforesaid arms. An N type region is contained within the P and P+ regions, and in turn contains a P type region forming a negative potential output terminal. Also included in the N type region are N++ regions capable of minimizing the current gain of parasitic transistors formed within the device.Type: GrantFiled: November 20, 1992Date of Patent: August 22, 1995Assignee: Consorzio per la Ricerca Sulla Microelettronica Nel MezzogiornoInventors: Mario Paparo, Natale Aiello
-
Patent number: 5381044Abstract: In accordance with the present invention, the above and other objects and advantages are obtained with a bootstrap circuit for a power MOS transistor in a high side configuration. Such circuit includes a first capacitor chargeable to a first voltage which is a function of the supply voltage of the power transistor. It further includes a second capacitor combined with the first capacitor so as to provide a second voltage which is higher than the first voltage and the threshold voltage of the power transistor.Type: GrantFiled: July 22, 1992Date of Patent: January 10, 1995Assignees: Consorzio Per La Ricerca Sulla Microelettronica Nel Mezzogiorno, SGS-Thomson Microelectronics s.r.lInventors: Michele Zisa, Massimiliano Belluso, Mario Paparo
-
Patent number: 5376821Abstract: A bipolar power transistor and a low voltage bipolar transistor are combined in an emitter switching or a semibridge configuration in an integrated structure. In a version with non-isolated components, the components of the structure are totally or partially superimposed on each other, partly in a first epitaxial layer and partly in a second epitaxial layer, and the low voltage bipolar transistor is situated above the emitter region of the bipolar power transistor which is thus a completely buried active structure. In a version with isolated components, there are two P+ regions in an N-epitaxial layer. The first P+ region constitutes the power transistor base and encloses the N+ emitter region of the power transistor. The second P+ region encloses two N+ regions and one P+ region, constituting the collector, emitter, and base regions respectively of the low voltage transistor.Type: GrantFiled: December 23, 1991Date of Patent: December 27, 1994Assignees: SGS-Thomson Microelectronics, S.r.l., Consorzio Per La Ricerca Sulla Microelettronica Nel MezzogiornoInventors: Santo Puzzolo, Raffaele Zambrano, Mario Paparo
-
Patent number: 5245211Abstract: A device accomplishes protection against breakdown of an N+ type diffused region (6) inserted in a vertical-type semiconductor integrated power structure. Such a structure comprises N+ type substrate (1) over which there is superimposed an N- type epitaxial layer (2) in which a grounded P type insulation pocket (3) is obtained. The insulation pocket (3) contains an N type region (4) including a P type region (5) for the containment of the N+ type diffused region (6). The diffused region (6) is insulated electrically with respect to the P type containment region (5).Type: GrantFiled: October 30, 1990Date of Patent: September 14, 1993Assignee: SGS-Thomson Microelectronics S.r.l.Inventors: Mario Paparo, Sergio Palara
-
Patent number: 5189317Abstract: A limiting circuit comprises a comparator (B), which makes a comparison between the output voltage (Vc) of a power device and a predetermined reference voltage (Vrif). In the case wherein the output voltage is just below the reference voltage, the comparator supplies a current to the load (L) suitable for preventing the output voltage from falling further below the reference voltage.Type: GrantFiled: October 22, 1990Date of Patent: February 23, 1993Assignee: SGS-Thomson MicroelectronicsInventors: Sergio Palara, Mario Paparo, Roberto Pellicano
-
Patent number: 5072278Abstract: The monolithic integrated structure comprises a semiconductor substrate, a superimposed first epitaxial stratum having characteristics such as to withstand a high supply voltage applied to the driving system and a first and a second isolation pocket which may be connected to a high voltage and to ground, respectively, and diffused in said first epitaxial stratum at a distance such as to define an interposed area of said first stratum capable of isolating said isolating pockets from one another. Within the latter pockets, there are provided respective embedded strata and superimposed regions of a second epitaxial stratum having characteristics such as to withstand the low voltage applied across the two driving stages. A further region of said second epitaxial stratum is superimposed over said area of said first epitaxial stratum.Type: GrantFiled: February 14, 1990Date of Patent: December 10, 1991Assignee: SGS-Thomson Microelectronics S.r.l.Inventors: Mario Paparo, Sergio Palara
-
Patent number: RE42250Abstract: A reduced area delay circuit and method are disclosed. The delay circuit uses a constant current source and a constant current drain to charge and discharge a capacitor and thus control the delay time of the delay circuit. The constant current source and drain can be implemented using current mirrors formed by configuring MOSFET transistors in a common source configuration. The delay circuit method includes the steps of receiving an input signal, delaying the input signal by using a constant current source or drain in combination with a capacitor, and then buffering the voltage on the capacitor using two inverters. A programmable delay circuit is also disclosed by adding additional pairs of current mirrors to the delay circuit and selectively enabling the pairs to adjust the delay time.Type: GrantFiled: August 10, 2001Date of Patent: March 29, 2011Assignee: STMicroelectronics, Inc.Inventors: William A. Phillips, Mario Paparo, Piero Capocelli