Patents by Inventor Mark A. Beiley
Mark A. Beiley has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6243134Abstract: A method for controlling a sensor to reduce reset noise is disclosed. The method including the steps of providing a reset command including a RESET signal and a first SAMPLE signal. The method also includes the steps of providing a read command including a first ADDRESS signal, a second SAMPLE signal, and a second ADDRESS signal. An apparatus including a system controller and a sensor controlled by the system controller is also disclosed. In one embodiment, the method and apparatus is provided for a sensor in a sensor array that is read-out in a pipelined fashion.Type: GrantFiled: February 27, 1998Date of Patent: June 5, 2001Assignee: Intel CorporationInventor: Mark A. Beiley
-
Patent number: 6235549Abstract: A method and apparatus for employing a light shield to modulate pixel color responsivity. The improved pixel includes a substrate having a photodiode with a light receiving area. A color filter array material of a first color is disposed above the substrate. The pixel has a first relative responsivity. A light shield is disposed above the substrate to modulate the pixel color responsivity. The light shield forms an aperture whose area is substantially equal to the light receiving area adjusted by a reduction factor. The reduction factor is the result of an arithmetic operation between the first relative responsivity and a second relative responsivity, associated with a second pixel of a second color.Type: GrantFiled: March 13, 2000Date of Patent: May 22, 2001Assignee: Intel CorporationInventors: Edward J. Bawolek, Lawrence T. Clark, Mark A. Beiley
-
Patent number: 6215165Abstract: Leakage current may be reduced in trench isolated semiconductor devices by providing a buffer between the trench isolation and an active area. For example, with a trench isolated photodiode, a buffer of opposite conductivity type may be provided between the trench and the diffusion that forms the p-n junction of the photodiode.Type: GrantFiled: May 12, 1999Date of Patent: April 10, 2001Assignee: Intel CorporationInventors: Kevin M. Connolly, Jung S. Kang, Berni W. Landau, James E. Breisch, Akira Kakizawa, Joseph W. Parks, Jr., Mark A. Beiley, Zong-Fu Li, Cory E. Weber, Shaofeng Yu
-
Patent number: 6157016Abstract: A read out circuit for an active pixel sensor array is provided. The read out circuit includes a first circuit, coupled to a pixel of the array, to receive from the pixel information indicative of an intensity of light detected by the pixel and to drive the information to a read out device when the pixel is accessed. The read out circuit further includes a second circuit, coupled to the first circuit, to reset the read out device prior to access to the pixel.Type: GrantFiled: September 30, 1997Date of Patent: December 5, 2000Assignee: Intel CorporationInventors: Lawrence T. Clark, Mark A. Beiley
-
Patent number: 6133862Abstract: What is disclosed is an apparatus for reducing row reset noise in photodiode based complementary metal oxide (CMOS) sensors. The apparatus uses at least one reference pixel for each row of pixels in a sensor array. Also, a reset noise elimination unit is provided to adjust the values received from the pixels in a particular row by an adjustment value determined from the reset values received from the reference pixels. Additionally, a method of using the apparatus is disclosed. The method has a step of providing a first reset signal to a row of pixels including the reference pixels. The method also reads out a first set of values from this row after integration. The method continues with providing a second reset signal to the row and a second set of values is read from the row. An adjustment value is calculated from the difference of the values which are read out from the reference pixels.Type: GrantFiled: July 31, 1998Date of Patent: October 17, 2000Assignee: Intel CorporationInventors: Jon M. Dhuse, Kevin M. Connolly, Mark A. Beiley
-
Patent number: 6133563Abstract: A method for providing an improved active pixel sensor cell having a soft-saturation circuit. The method includes providing a pixel node and a photodiode coupled to the pixel node. The photodiode receives light and converts the light into an electrical signal representative of light. A soft-saturation circuit for selectively affecting the electrical signal at the pixel node based on the electrical signal at the pixel node based on the electrical signal at the pixel node is also provided.Type: GrantFiled: September 29, 1997Date of Patent: October 17, 2000Assignee: Intel CorporationInventors: Lawrence T. Clark, Mark A. Beiley, Eric J. Hoffman
-
Patent number: 6118482Abstract: CMOS pixel sensors have been of interest as replacements for CCD's in imaging applications. Such devices promise lower power and simpler system level design through fewer power supply voltages and higher functional integration. It is difficult and cost ineffective to utilize images to test active pixel sensors. Here, a method and apparatus for electrical testing of CMOS pixel sensors is described which involves electrically writing a pattern into the CMOS pixel sensors for the detection of adjacent cell shorts or stuck at faults as well as verification of read-channel circuit functionality and performance. The invention provides for an electrical testing of CMOS pixel array that is simple, time efficient and cost effective for use in, for example, production.Type: GrantFiled: December 8, 1997Date of Patent: September 12, 2000Assignee: Intel CorporationInventors: Lawrence T. Clark, Mark A. Beiley, Eric J. Hoffman
-
Patent number: 6057586Abstract: A method and apparatus for employing a light shield to modulate pixel color responsivity. The improved pixel includes a substrate having a photodiode with a light receiving area. A color filter array material of a first color is disposed above the substrate. The pixel has a first relative responsivity. A light shield is disposed above the substrate to modulate the pixel color responsivity. The light shield forms an aperture whose area is substantially equal to the light receiving area adjusted by a reduction factor. The reduction factor is the result of an arithmetic operation between the first relative responsivity and a second relative responsivity, associated with a second pixel of a second color.Type: GrantFiled: September 26, 1997Date of Patent: May 2, 2000Assignee: Intel CorporationInventors: Edward J. Bawolek, Lawrence T. Clark, Mark A. Beiley
-
Patent number: 6040592Abstract: An image sensor having a well-to-substrate diode as the photodetector. In a preferred embodiment, a modern salicided (CMOS) process is utilized to manufacture the image sensor. The field oxide region above the diode junction is transparent to visible light, thus allowing the photodiode competitive quantum efficiency as compared to devices having source/drain diffusion-to-substrate photodiodes fabricated on a non-salicided process. The photodiode can be integrated as part of a sensor array with digital circuitry using a relatively unmodified digital CMOS process. Furthermore, the structure allows the optical properties of the photodiode to be engineered by modifying the well without deleterious effects, to approximate a first order, on the characteristics of a FET built in another identical well.Type: GrantFiled: June 12, 1997Date of Patent: March 21, 2000Assignee: Intel CorporationInventors: Bart McDaniel, Mark A. Beiley, Lawrence T. Clark, Eric J. Hoffman, Edward J. Bawolek
-
Patent number: 5987577Abstract: A dual word enable method for memory data access includes the steps of: (i) providing a plurality of address data signals for addressing data stored in an array; (ii) issuing a first row access strobe (RAS) signal to decode the addressing data; and (iii) issuing a second row access strobe (RE2) signal for driving the address data into the memory array after determining that data is present in the memory array.Type: GrantFiled: April 24, 1997Date of Patent: November 16, 1999Assignee: International Business MachinesInventors: Christopher Paul Miller, Mark Beiley
-
Patent number: 5939936Abstract: A circuit that includes at least two driver circuits. Each driver circuit receives analog information and drives a value related to the analog information to an analog bus. Each driver circuit also includes a select transistor to pass the value related to the analog information to the analog bus when the driver circuit is selected. The select transistor includes a source and a bulk. Each driver circuit further includes a bulk potential control circuit (BPCC) to couple the bulk to the source when the driver circuit is selected and to couple the bulk to a voltage supply when the driver circuit is not selected.Type: GrantFiled: January 6, 1998Date of Patent: August 17, 1999Assignee: Intel CorporationInventors: Mark A. Beiley, Lawrence T. Clark, Eric J. Hoffman
-
Patent number: 5859450Abstract: A photodiode is provided. The photodiode includes an insulative region (IR) that permits passage of light therethrough. The photodiode also includes a substrate region of a first conductivity type and a well region of a second conductivity type. The well is formed within the substrate, beneath the IR. The well is demarcated from the substrate by a first surface. The photodiode further includes a heavily doped region (HDR) of the second conductivity type. The HDR is formed within the IR at a first position. The first surface meets the HDR at substantially the first position.Type: GrantFiled: September 30, 1997Date of Patent: January 12, 1999Assignee: Intel CorporationInventors: Lawrence T. Clark, Mark A. Beiley
-
Patent number: 5708613Abstract: The preferred embodiment of the present invention provides a memory system for use in a computer system that improves the performance of a bit redundancy steering mechanism. The preferred embodiment provides a timing signal path to the bit steering mechanism with a delay shorter than that to the memory data array. Additionally, the required address signals are provided to the bit steering mechanism before the addresses are provided to the memory data array. This is preferably accomplished by bypassing the buffers and providing the address signals directly to the bit steering mechanism.Type: GrantFiled: July 22, 1996Date of Patent: January 13, 1998Assignee: International Business Machines CorporationInventors: Francis Anthony Creed, Mark Beiley, Charles Edward Drake, Peter Joel Jenkins
-
Patent number: 5532622Abstract: A transition detector circuit produces an output pulse upon detection of a transition at any one of several input nodes using a single delay path so all input transitions produce the same output pulse width and with only one gate delay in the circuit. The circuit includes precharging means, coupled between the plurality of transitioning inputs and the output node, for charging the output node high. The precharging means comprises stacked field effect transistor (FET) devices, each having a gate connected to a respective one of the transitioning inputs. A first charging device for charging the output node high is coupled to the output node. A second charging device for discharging the output node low is coupled to the output node. A single delay means, coupled between the plurality of transitioning inputs and both the first and second charging devices, both turns off the first charging device and turns on the second charging device.Type: GrantFiled: April 24, 1995Date of Patent: July 2, 1996Assignee: International Business Machines CorporationInventors: Mark A. Beiley, John A. Fifield