Patents by Inventor Mark Check
Mark Check has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20060174040Abstract: A communications bus for a digital device includes a credit-based flow control mechanism, in which a sending component maintains a local record of its credits. Credits are returned to the sender by pulsing a single-bit credit return line. A separate mechanism provides a count of available credits from the receiver, the separate mechanism not necessarily being current. The local record is compared to the count of credits from the separate mechanism over a pre-determined time interval, failure of the two values to agree at any time during the interval indicating a probable credit discrepancy. A credit discrepancy is confirmed, preferably by suspending certain bus activity for a sufficiently long period to account for any delay in propagating credit value changes, and re-comparing the values.Type: ApplicationFiled: January 31, 2005Publication date: August 3, 2006Applicant: International Business Machines CorporationInventors: Mark Check, Bernard Drerup, Michael Grassi
-
Patent number: 7035986Abstract: An embodiment of the invention is a processor for providing simultaneous access to the same data for a plurality of requests. The processor includes cache storage having an address sliced directory lookup structure. A same line detection unit receives a plurality of first instruction fields and a plurality of second instruction fields. The same line detection unit generates a same line signal in response to the first instruction fields and the second instruction fields. The cache storage simultaneously reads data from a single line in the cache storage in response to the same line signal.Type: GrantFiled: May 12, 2003Date of Patent: April 25, 2006Assignee: International Business Machines CorporationInventors: Mark A. Check, Jennifer A. Navarro, Chung-Lung K. Shum, Timothy J. Slegel, Aaron Tsai
-
Patent number: 6990556Abstract: An embodiment of the invention is a processor for providing simultaneous access to the same data for a plurality of requests. The processor includes cache storage having an address sliced directory lookup structure. A same doubleword detection unit receives a first instruction including a plurality of first instruction fields on a first pipe and a second instruction including a plurality of second instruction fields on a second pipe. The same doubleword detection unit generates a same doubleword signal in response to the first instruction fields and the second instruction fields. The cache storage reads data from a single doubleword in the cache storage and simultaneously provides the doubleword to the first pipe and the second pipe in response to the same doubleword signal.Type: GrantFiled: May 12, 2003Date of Patent: January 24, 2006Assignee: International Business Machines CorporationInventors: Mark A. Check, Aaron Tsai
-
Publication number: 20050278507Abstract: A computer architecture that provides the definition of a 20 bit signed displacement value used to form the operand storage address.Type: ApplicationFiled: March 28, 2003Publication date: December 15, 2005Applicant: International Business Machines CorporationInventors: Mark Check, Brian Moore, Timothy Slegel
-
Patent number: 6973552Abstract: A system and method to detect when a page access exception occurs on a subsequent part of a long operand processed out of order before the page is asynchronously marked valid by the operating system where the first request of the operand when later processed out of order after a subsequent buffer found no exception. In this case the instruction that encountered this situation is aborted and is re-executed with no page access exceptions. This prevents reporting improper delayed access exceptions on the operand data.Type: GrantFiled: May 12, 2003Date of Patent: December 6, 2005Assignee: International Business Machines CorporationInventor: Mark A. Check
-
Publication number: 20050246507Abstract: A method of pre-aligning data for storage during instruction execution improves performance by eliminating the cycles otherwise required for data alignment. The method can convert data between ASCII and Packed Decimal format, and between Unicode Basic Latin and Packed Decimal format. Conversion to Packed Decimal format is needed for decimal hardware in a microprocessor designed to generate decimal results. Converting from Packed Decimal to ASCII and Unicode Basic Latin is necessary to report Decimal Arithmetic results in a required format for the application program. To further improve performance, all available write ports in the fixed point unit (FXU) are utilized to reduce the number of cycles necessary to store results. To prevent data fetching of the unused destination data from slowing down instruction execution, the destination locations are tested for storage access exceptions, but the data for these operands are not actually fetched.Type: ApplicationFiled: April 29, 2004Publication date: November 3, 2005Applicant: International Business Machines CorporationInventors: Fadi Busaba, Steven Carlough, Mark Check, Christopher Krygowski, John Rell, Frank Tanzi
-
Publication number: 20050216713Abstract: Disclosed is a method and apparatus providing the capability to prevent particular branches from being written into the BTB, thereby making them non-predictable. By making certain branches only detectable at decode time frame, branch prediction can completely run asynchronous of decode. By allowing branch prediction logic to cover as wide a range of branches as possible, the efficiency of fetching of branch targets way before the branch itself achieves a higher level of precision. This increased level of precision eliminates pipeline stalls between branches and targets where prior concerns of creating data integrity within the pipeline of a microprocessor existed.Type: ApplicationFiled: March 25, 2004Publication date: September 29, 2005Applicant: International Business Machines CorporationInventors: Brian Prasky, Mark Check, Bruce Giamei, Timothy Slegel
-
Patent number: 6865645Abstract: A method of supporting programs that include instructions that modify subsequent instructions in a multi-processor system with a central processing unit including an execution unit, and instruction unit and a plurality of caches including a separate instruction and operand cache.Type: GrantFiled: October 2, 2000Date of Patent: March 8, 2005Assignee: International Business Machines CorporationInventors: Chung-Lung Kevin Shum, Dean G. Bair, Charles F. Webb, Mark A. Check, John S. Liptay
-
Publication number: 20040230760Abstract: An embodiment of the invention is a processor for providing simultaneous access to the same data for a plurality of requests. The processor includes cache storage having an address sliced directory lookup structure. A same line detection unit receives a plurality of first instruction fields and a plurality of second instruction fields. The same line detection unit generates a same line signal in response to the first instruction fields and the second instruction fields. The cache storage simultaneously reads data from a single line in the cache storage in response to the same line signal.Type: ApplicationFiled: May 12, 2003Publication date: November 18, 2004Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Mark A. Check, Jennifer A. Navarro, Chung-Lung K. Shum, Timothy J. Slegel, Aaron Tsai
-
Publication number: 20040230755Abstract: A system and method to detect when a page access exception occurs on a subsequent part of a long operand processed out of order before the page is asynchronously marked valid by the operating system where the first request of the operand when later processed out of order after a subsequent buffer found no exception. In this case the instruction that encountered this situation is aborted and is re-executed with no page access exceptions. This prevents reporting improper delayed access exceptions on the operand data.Type: ApplicationFiled: May 12, 2003Publication date: November 18, 2004Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventor: Mark A. Check
-
Publication number: 20040230776Abstract: A system and method to re-fetch data lost for instructions with operands greater than eight bytes in length due to line invalidation in a multiprocessor computer system using microprocessors that perform out of order operand fetch in which it is not possible or desirable to kill the execution of the instruction when the storage access rules require that it appear that the operand data is accessed in program execution order.Type: ApplicationFiled: May 12, 2003Publication date: November 18, 2004Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Mark A. Check, Jennifer Navarro, Chung-Lung K. Shum
-
Publication number: 20040230761Abstract: An embodiment of the invention is a processor for providing simultaneous access to the same data for a plurality of requests. The processor includes cache storage having an address sliced directory lookup structure. A same doubleword detection unit receives a first instruction including a plurality of first instruction fields on a first pipe and a second instruction including a plurality of second instruction fields on a second pipe. The same doubleword detection unit generates a same doubleword signal in response to the first instruction fields and the second instruction fields. The cache storage reads data from a single doubleword in the cache storage and simultaneously provides the doubleword to the first pipe and the second pipe in response to the same doubleword signal.Type: ApplicationFiled: May 12, 2003Publication date: November 18, 2004Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Mark A. Check, Aaron Tsai
-
Publication number: 20040230813Abstract: Cryptographic functions are implemented in execution unit hardware on the CPU of a computer system. This implementation enables a lower latency for calling and executing cryptographic operations and increases the efficiency. This decreased latency greatly enhances the capability of general purpose processors in systems that frequently do many cryptographic operations, particularly when only small amounts of data are involved. This allows an implementation that can significantly accelerate the processes involved in doing secure online transactions.Type: ApplicationFiled: May 12, 2003Publication date: November 18, 2004Applicant: International Business Machines CorporationInventors: Mark A. Check, Jeffrey A. Magee, Timothy J. Slegel, Charles F. Webb
-
Patent number: 6751708Abstract: A method is disclosed for instructing a computing system to ensure that a line is present in an instruction cache that includes selecting a line-touch instruction, recognizing the line-touch instruction as a type of branch instruction where the branch is not taken, executing the line-touch instruction to fetch a target line from a target address into the instruction cache, and interlocking the execution of the line-touch instruction with the completion of the fetch of the target line in order to prevent execution of the instruction following the line-touch instruction until after the target line has reached the cache.Type: GrantFiled: January 9, 2002Date of Patent: June 15, 2004Assignee: International Business Machines CorporationInventors: John S. Liptay, Mark A. Check, Mark S. Farrell, Bruce C. Giamei, Charles F. Webb
-
Patent number: 6745313Abstract: A method is disclosed for selecting data in a computer system having a cache memory and a branch history table, where the method includes predicting an address corresponding to the data, selecting data at the predicted address in the cache memory, translating an address corresponding to the data, comparing the translated address with the predicted address, and if they are different, re-selecting data at the translated address in the cache memory and appending the translated address to the branch history table.Type: GrantFiled: January 9, 2002Date of Patent: June 1, 2004Assignee: International Business Machines CorporationInventors: John S. Liptay, Mark A. Check, Brian R. Prasky, Chung-Lung Kevin Shum
-
Patent number: 6671794Abstract: A method and system for detecting address generation interlock in a pipelined data processor is disclosed. The method comprises accumulating a plurality of vectors over a predefined number of processor clock cycles, with subsequent vectors corresponding to subsequent clock cycles; accumulating the status of one or more general registers in the plurality of vectors with the same bit location in each vector of the plurality of vectors corresponding to a particular general register; generating a list of pending general register updates from a logical combination of the plurality of vectors; and determining the existence of address generation interlock from the list of pending general register updates.Type: GrantFiled: October 2, 2000Date of Patent: December 30, 2003Assignee: International Business Machines CorporationInventors: Bruce C. Giamei, Mark A. Check, John S. Liptay
-
Publication number: 20030131212Abstract: A method is disclosed for selecting data in a computer system having a cache memory and a branch history table, where the method includes predicting an address corresponding to the data, selecting data at the predicted address in the cache memory, translating an address corresponding to the data, comparing the translated address with the predicted address, and if they are different, re-selecting data at the translated address in the cache memory and appending the translated address to the branch history table.Type: ApplicationFiled: January 9, 2002Publication date: July 10, 2003Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: John S. Liptay, Lynne M. Liptay, Mark A. Check, Brian R. Prasky, Chung-Lung Kevin Shum
-
Publication number: 20030131199Abstract: A method is disclosed for instructing a computing system to ensure that a line is present in an instruction cache that includes selecting a line-touch instruction, recognizing the line-touch instruction as a type of branch instruction where the branch is not taken, executing the line-touch instruction to fetch a target line from a target address into the instruction cache, and interlocking the execution of the line-touch instruction with the completion of the fetch of the target line in order to prevent execution of the instruction following the line-touch instruction until after the target line has reached the cache.Type: ApplicationFiled: January 9, 2002Publication date: July 10, 2003Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Lynne M. Liptay, Mark A. Check, Mark S. Farrell, Bruce C. Giamei, Charles F. Webb
-
Patent number: 5625808Abstract: A read only storage (ROS) array holds a small set of relatively simple millicode instructions; those millicode instruction routines which are most commonly called on in executing common application workloads. The millicode read only store is implemented as a portion of hardware system area (HSA) storage. The cache control includes a register which contains hardware system area address corresponding to the read only store address. When an instruction fetch request is received by the cache control, the absolute address of the instruction fetch request is compared with the read only store address in the register in parallel with the normal cache directory lookup. If the instruction fetch request matches the read only store address, the fetch is made from the read only store independently of the directory lookup result.Type: GrantFiled: May 31, 1995Date of Patent: April 29, 1997Assignee: International Business Machines CorporationInventors: Charles F. Webb, Mark S. Farrell, Barry W. Krumm, John S. Liptay, Jennifer S. A. Navarro, Steven B. Risch, Mark A. Check