Patents by Inventor Mark D. Nicol
Mark D. Nicol has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7890831Abstract: A system and method for testing a processor. The system includes a gold processor and a test processor, wherein the test processor is the device under test (DUT). The test processor and the gold processor are identical. A first memory is coupled to the gold processor by a first memory bus and a second memory, independent of the first, is coupled to the test processor by a second memory bus. The first and second memories are identical. A memory bus comparator coupled to the first and second memory buses compares memory bus signals generated by the gold and test processors, and selectively provide a first indication if a mismatch occurs. A peripheral bus comparator is also coupled to the gold and test processors, and compares downstream transactions generated by the gold and test processors and to provide a second indication if a peripheral bus comparison results in a mismatch.Type: GrantFiled: June 10, 2008Date of Patent: February 15, 2011Assignee: GLOBALFOUNDRIES Inc.Inventors: Michael L. Choate, Mark D. Nicol, Heather L. Hanson, Michael J. Borsch, Arthur M. Ryan, Chandrakant Pandya
-
Publication number: 20090307549Abstract: A system and method for testing a processor. The system includes a gold processor and a test processor, wherein the test processor is the device under test (DUT). The test processor and the gold processor are identical. A first memory is coupled to the gold processor by a first memory bus and a second memory, independent of the first, is coupled to the test processor by a second memory bus. The first and second memories are identical. A memory bus comparator coupled to the first and second memory buses compares memory bus signals generated by the gold and test processors, and selectively provide a first indication if a mismatch occurs. A peripheral bus comparator is also coupled to the gold and test processors, and compares downstream transactions generated by the gold and test processors and to provide a second indication if a peripheral bus comparison results in a mismatch.Type: ApplicationFiled: June 10, 2008Publication date: December 10, 2009Inventors: Michael L. Choate, Mark D. Nicol, Heather L. Hanson, Michael J. Borsch, Arthur M. Ryan, Chandrakant Pandya
-
Publication number: 20090177866Abstract: A method of operating a computer system. A first processor sends a first unit of binary information to an input/output (I/O) unit. The I/O unit then conveys the first unit of binary information to a functional unit in the computer system. A system response from the functional unit is then received by the I/O unit, which forwards the system response to the first processor. The system response is also stored in a first buffer. After a predetermined delay time has elapsed, the system response is then forwarded to the second processor.Type: ApplicationFiled: January 8, 2008Publication date: July 9, 2009Inventors: Michael L. Choate, Mark D. Nicol, Michael T. Clark, Scott A. White, Gregory A. Lewis, Todd Foster, Gerald D. Zuraski, JR.
-
Patent number: 7359994Abstract: A split-transaction bus decoder receives a plurality of packets, the plurality of packets including a request packet and a response packet, wherein the request packet includes an address and a request tag; and the response packet includes a command, a response tag, and data. Upon receipt of the request packet, the decoder stores the address and the request tag. Upon receipt of the response packet, the decoder matches the response tag to the request tag. The decoder produces a decoded packet including the address of the request packet and the command and the data of the response packet.Type: GrantFiled: August 28, 2002Date of Patent: April 15, 2008Assignee: Advanced Micro Devices, Inc.Inventors: Sanjiv K. Lakhanpal, Steven R. Klassen, Mark D. Nicol
-
Patent number: 7254115Abstract: An improved split-transaction bus intelligent logic analysis tool has a bus synchronizer, a decoder and a logic analysis function. The bus synchronizer is configured to receive link traffic and frame the link traffic into a plurality of framed packets, the plurality of framed packets including a plurality of request packets and a plurality of response packets. The decoder is configured to receive the plurality of framed packets and decode the plurality of framed packets into decoded packets, wherein at least one of the decoded packets includes information from a request packet and information from a corresponding response packet. The logic analysis function is configured to receive the decoded packets and initiate a trigger action on receipt of one of the decoded packets.Type: GrantFiled: August 28, 2002Date of Patent: August 7, 2007Assignee: Advanced Micro Devices, Inc.Inventors: Sanjiv K. Lakhanpal, Steven R. Klassen, Mark D. Nicol
-
Patent number: 6865652Abstract: A plurality of command segments comprising one command are received into an integrated circuit in a plurality of phases, each command segment being received in a different phase. The command segments are pushed into a command queue. Control logic checks for a cancellation indication for the command being received. If a cancellation indication is received, the control logic for the command queue performs an undo-push operation to remove the command segments stored in the command queue associated with the cancelled command.Type: GrantFiled: June 2, 2000Date of Patent: March 8, 2005Assignee: Advanced Micro Devices, Inc.Inventors: Jennifer Pencis, Chandrakant Pandya, Sanjiv K. Lakhanpal, Mark D. Nicol
-
Patent number: 6581111Abstract: A command filter selectively forwards received commands to a command queue for in-order execution. If the received command is a probe response command or if probe response information is extracted.from other commands, the probe response is stored in a storage location other than the command queue and executed out-of-order. Data movements specified by memory modifying commands already in the command queue and affecting the cache line in question are also performed out-of-order and the memory modifying command is discarded when it is removed in-order from the command queue.Type: GrantFiled: June 2, 2000Date of Patent: June 17, 2003Assignee: Advanced Micro Devices, Inc.Inventors: Sanjiv K. Lakhanpal, Jennifer Pencis, Chandrakant Pandya, Mark D. Nicol
-
Patent number: 6161162Abstract: A multiprocessing computer system and method providing multiplexed address and data paths from multiple CPUs to a single storage device. These paths are controlled by an arbitration circuit which allows one CPU to always have the highest priority. The primary CPU may or may not be the highest priority CPU in the arbitration scheme. The arbitration circuit is combined with a controlling mechanism which interfaces to the memory device. This controller operates at a clock rate fast enough to allow the highest priority CPU to access the memory at it's highest data rate and, yet, guarantees a maximum idle period for the lower priority CPU to wait for it's interleaved memory access to complete. A single memory device provides cost and space savings. A controller is responsive to these processors to multiplex their information signals for selectively conveying information present at their address and data ports.Type: GrantFiled: June 6, 1995Date of Patent: December 12, 2000Assignee: NEC CorporationInventors: David T. DeRoo, Mark D. Nicol, David J. DeLisle, Richard D. Ball, Saifuddin Fakhruddin, Lloyd W. Gauthier, Robert A. Kohtz, Jimmy D. Smith
-
Patent number: 6023735Abstract: The present invention relates to a computer system and more particularly to a computer system which allows option controller cards for various input/output (I/O) devices to be added on the motherboard at minimum cost.Type: GrantFiled: July 20, 1998Date of Patent: February 8, 2000Assignee: Packard Bell, NECInventors: Jimmy Dean Smith, Mark D. Nicol, Brian K. Straup, Terence Paul O'Brien, Mark Layne Herman
-
Patent number: 6009495Abstract: An interface between the host CPU and the programmably memory, providing an address, data and read/write control signals to create a non-volatile sector within the programmable memory. In an embodiment when the system reset is de-asserted immediately after power-on, the size of the protected EEPROM area is sensed on special strapping option pins and automatically configures the non-volatile sector. This allows the size of the protected area to be changed on the manufacturing line as needed for different applications. Once configured to protect a specific size and location in the non-volatile memory, the invention prevents the write control signal to the memory to be asserted when the address of the data access requested by the CPU is in the protected area of the memory. This has the effect of preventing modification of the protected area by a sector modification algorithm.Type: GrantFiled: November 8, 1995Date of Patent: December 28, 1999Assignee: Packard Bell NECInventors: David T. DeRoo, Mark D. Nicol, David J. DeLisle, Saifuddin Fakhruddin, Lloyd W. Gauthier, Robert A. Kohtz
-
Patent number: 5999991Abstract: The present invention relates to a computer system and more particularly to a computer system which allows option controller cards for various input/output (I/O) devices to be added on the motherboard at minimum cost.Type: GrantFiled: August 5, 1997Date of Patent: December 7, 1999Assignee: Packard Bell NECInventors: Jimmy Dean Smith, Mark D. Nicol, Brian K. Straup, Terence Paul O'Brien, Mark Layne Herman
-
Patent number: 5987618Abstract: A programmable hardware timer provides a relatively consistently measure of predetermined time intervals over a relatively wide range of performance levels. The programmable hardware timer includes a downcounter, driven by a predetermined clock frequency, that counts a preprogrammed number of preselected time intervals. The time intervals, also programmable, are written to registers which, in turn, are used to control the downcounter such that the zero flag on the downcounter goes active at the predetermined time interval. A second downcounter is used to enable multiples of the predetermined time interval to be selected.Type: GrantFiled: June 7, 1995Date of Patent: November 16, 1999Assignee: Packard Bell NECInventors: David T. DeRoo, Mark D. Nicol, Michael P. Krau
-
Patent number: 5872967Abstract: A computer system employs a process on warm boot which obviates the need to copy code in non-volatile memory to volatile memory; a normal function in a warm boot process. The computer system checks a warm boot flag which indicates that the code was previously copied on cold boot. By avoiding copying this already copied code and executing directly from the volatile memory considerable time is saved. Since BIOS code is typically on the order of 10K bytes, elimination of the necessity to rewrite BIOS and vectoring directly to BIOS image file in RAM saves on the order of ten thousand clock cycles.Type: GrantFiled: February 27, 1996Date of Patent: February 16, 1999Assignee: Packard Bell NECInventors: David T. DeRoo, Mark D. Nicol, David J. DeLisle, Michael P. Krau, Saifuddin Fakhruddin, Lloyd W. Gauthier, Robert A. Kohtz
-
Patent number: 5867655Abstract: In the present invention, a single EEPROM is used to store firmware for the CPU, firmware for the SCP and the system password and other critical system data. Hardware protection is provided that prevents the CPU from accessing the portion of the EEPROM that contains the password or other critical systems data.Type: GrantFiled: August 19, 1997Date of Patent: February 2, 1999Assignee: Packard Bell NecInventors: David T. DeRoo, Mark D. Nicol, David J. DeLisle, Michael P. Krau, Saifuddin Fakhruddin, Lloyd W. Gauthier, Robert A. Kohtz
-
Patent number: 5822601Abstract: The invention provides for a CPU in a digital system to control the location of the code being executed by one or more peripheral CPUs when all CPUs share a common memory. This allows the CPU to allocate convenient (e.g., unused) blocks of its address space for the code for the peripheral CPU(s). Additionally, for digital systems in which the peripheral CPU(s) cannot address the full range of the address space of the shared memory that is available to the CPU, the CPU can control the relocation of the block of code for the peripheral CPU(s) (i.e., provide a code paging system).Type: GrantFiled: October 27, 1995Date of Patent: October 13, 1998Assignee: Packard Bell NECInventors: David T. DeRoo, Mark D. Nicol, David J. DeLisle, Saifuddin Fakhruddin, Lloyd W. Gauthier, Robert A. Kohtz
-
Patent number: 5809290Abstract: A programmable hardware timer provides a relatively consistently measure of predetermined time intervals over a relatively wide range of performance levels. The programmable hardware timer includes a downcounter, driven by a predetermined clock frequency, that counts a preprogrammed number of preselected time intervals. The time intervals, also programmable, are written to registers which, in turn, are used to control the downcounter such that the zero flag on the downcounter goes active at the predetermined time interval. A second downcounter is used to enable multiples of the predetermined time interval to be selected.Type: GrantFiled: April 24, 1997Date of Patent: September 15, 1998Assignee: Packard Bell NECInventors: David T. DeRoo, Mark D. Nicol, Michael P. Krau
-
Patent number: 5802376Abstract: The invention provides a simple I/O port which can be used to support a variety of system functions such as a revision, configuration or identification register. This port is provided with a means to be programmable once, upon system power-up so that changes to the port contents are possible, but only under controlled conditions. Once the register has been programmed, it will no longer respond to writes.Type: GrantFiled: June 16, 1997Date of Patent: September 1, 1998Assignee: Packard Bell NECInventors: David T. DeRoo, Mark D. Nicol, Michael P. Krau
-
Patent number: 5784642Abstract: The present invention relates to a computer system and more particularly to a computer system which allows option controller cards for various input/output (I/O) devices to be added on the motherboard at minimum cost.Type: GrantFiled: June 7, 1995Date of Patent: July 21, 1998Assignee: Packard Bell NECInventors: Jimmy Dean Smith, Mark D. Nicol, Brian K. Straup, Terence Paul O'Brien, Mark Layne Herman
-
Patent number: 5764995Abstract: The invention provides a simple I/O port which can be used to support a variety of system functions such as a revision, configuration or identification register. This port is provided with a means to be programmable once, upon system power-up so that changes to the port contents are possible, but only under controlled conditions. Once the register has been programmed, it will no longer respond to writes.Type: GrantFiled: July 12, 1996Date of Patent: June 9, 1998Assignee: Packard Bell NECInventors: David T. DeRoo, Mark D. Nicol, Michael P. Krau
-
Patent number: 5752063Abstract: The invention provides a simple I/O port which can be used to support a variety of system functions such as a revision, configuration or identification register. This port is provided with a means to be programmable once, upon system power-up so that changes to the port contents are possible, but only under controlled conditions. Once the register has been programmed, it will no longer respond to writes.Type: GrantFiled: December 19, 1995Date of Patent: May 12, 1998Assignee: Packard Bell NECInventors: David T. DeRoo, Mark D. Nicol, David J. DeLisle, Michael P. Krau, Saifuddin Fakhruddin, Lloyd W. Gauthier, Robert A. Kohtz