Patents by Inventor Mark L. Balding

Mark L. Balding has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Multi-processor data processing system with multiple second level caches mapable to all of addressable memory
    Patent number: 5875462
    Abstract: A cache architecture for a multiprocessor data processing system. The cache architecture includes multiple first-level caches, two second-level caches, and main storage that is addressable by each of the processors. Each first-level cache is dedicated to a respective one of the processors. Each of the second-level caches is coupled to the other second-level cache, coupled to the main storage, and coupled to predetermined ones of the first-level caches. The range of cacheable addresses for both of the second-level caches encompasses the entire address space of the main storage. Each of the second-level caches may be viewed as dedicated for write access to the set of processors associated with the predetermined set of first-level caches, and shared for read access to the other set of processors. The dedicated and shared nature enhances system efficiency. The cache architecture includes coherency control that filters invalidation traffic between the second-level caches.
    Type: Grant
    Filed: December 28, 1995
    Date of Patent: February 23, 1999
    Assignee: Unisys Corporation
    Inventors: Mitchell A. Bauman, Donald C. Englin, Mark L. Balding