Patents by Inventor Mark P. Murray
Mark P. Murray has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7052625Abstract: A slurry containing abrasive particles, an oxidizing agent having a low static etch rate on at least one acid or salt metal, and having a pH of about 5 to about 11 is especially useful for polishing surfaces, including both metal and silicon dioxide, such as present in microelectronics, at the same or substantially the same polishing rates.Type: GrantFiled: March 28, 2001Date of Patent: May 30, 2006Assignee: International Business Machines CorporationInventors: Timothy Scott Chamberlin, Michael J. MacDonald, Mark P. Murray
-
Patent number: 6982227Abstract: A method of reworking BEOL (back end of a processing line) metallization levels of damascene metallurgy comprises forming a plurality of BEOL metallization levels over a substrate, forming line and via portions in the BEOL metallization levels, selectively removing at least one of the BEOL metallization levels to expose the line and via portions, and replacing the removed BEOL metallization levels with at least one new BEOL metallization level, wherein the BEOL metallization levels comprise a first dielectric layer and a second dielectric layer, and wherein the first dielectric layer comprising a lower dielectric constant material than the second dielectric layer.Type: GrantFiled: October 16, 2003Date of Patent: January 3, 2006Assignee: International Business Machines CorporationInventors: Edward C. Cooney, III, Robert M. Geffken, Vincent J. McGahay, William T. Motsiff, Mark P. Murray, Amanda L. Piper, Anthony K. Stamper, David C. Thomas, Christy S. Tyberg, Elizabeth T. Webster
-
Publication number: 20040245636Abstract: A method and structure for semiconductor structure includes a plurality of adjacent wiring levels, conductors within each of the wiring levels, and liners at least partially surrounding each of the conductors. The liners of adjacent wiring levels are made of different materials which have different etching characteristics and are selectively etchable with respect to one another. The liners can be tantalum, tungsten, etc. The liners surround at least three sides of the conductors. Each of the wiring levels has a first insulator layer which has a first dielectric material. The liners and the conductors are positioned within the first dielectric material. A second insulator layer has a second dielectric material over the first insulator layer. The first dielectric material has a lower dielectric constant than the second dielectric material. The first dielectric material can be silicon dioxide, fluorinated silicon dioxide (FSD), microporous glasses, etc.Type: ApplicationFiled: June 6, 2003Publication date: December 9, 2004Applicant: International Business Machines CorporationInventors: Edward C Cooney, Robert M Geffken, Vincent J. McGahay, William T. Motsiff, Mark P. Murray, Amanda L. Piper, Anthony K. Stamper, David C. Thomas, Elizabeth T. Webster
-
Publication number: 20040142565Abstract: A method of reworking BEOL (back end of a processing line) metallization levels of damascene metallurgy comprises forming a plurality of BEOL metallization levels over a substrate, forming line and via portions in the BEOL metallization levels, selectively removing at least one of the BEOL metallization levels to expose the line and via portions, and replacing the removed BEOL metallization levels with at least one new BEOL metallization level, wherein the BEOL metallization levels comprise a first dielectric layer and a second dielectric layer, and wherein the first dielectric layer comprising a lower dielectric constant material than the second dielectric layer.Type: ApplicationFiled: October 16, 2003Publication date: July 22, 2004Inventors: Edward C. Cooney, Robert M. Geffken, Vincent J. McGahay, William T. Motsiff, Mark P. Murray, Amanda L. Piper, Anthony K. Stamper, David C. Thomas, Christy S. Tyberg, Elizabeth T. Webster
-
Patent number: 6674168Abstract: A method of reworking BEOL (back end of a processing line) metallization levels of damascene metallurgy comprises forming a plurality of BEOL metallization levels over a substrate, forming line and via portions in the BEOL metallization levels, selectively removing at least one of the BEOL metallization levels to expose the line and via portions, and replacing the removed BEOL metallization levels with at least one new BEOL metallization level, wherein the BEOL metallization levels comprise a first dielectric layer and a second dielectric layer, and wherein the first dielectric layer comprising a lower dielectric constant material than the second dielectric layer.Type: GrantFiled: January 21, 2003Date of Patent: January 6, 2004Assignee: International Business Machines CorporationInventors: Edward C. Cooney, III, Robert M Geffken, Vincent J McGahay, William T. Motsiff, Mark P. Murray, Amanda L. Piper, Anthony K. Stamper, David C. Thomas, Christy S. Tyberg, Elizabeth T. Webster
-
Patent number: 6653737Abstract: An interconnection structure preferably including one or more conductors that have a central region filled with an insulator, and a method of fabricating such an interconnection structure for preferably making an electrical connection to the conductor(s). The method preferably includes the steps of depositing and patterning a first insulator over a substrate to form an aperture opening to the substrate; depositing and polishing a first conductor to leave the first conductor in the aperture; depositing and patterning a second insulator to form an opening through the second insulator and a recess in the aperture; depositing one or more second conductors to line the opening and the recess, and to form a central region of the interconnection structure; depositing a third insulator to at least partially fill the central region; and making an electrical connection to the second conductor(s).Type: GrantFiled: May 31, 2002Date of Patent: November 25, 2003Assignee: International Business Machines CorporationInventors: David V. Horak, William A. Klaasen, Thomas L. McDevitt, Mark P. Murray, Anthony K. Stamper
-
Publication number: 20020142581Abstract: An interconnection structure preferably including one or more conductors that have a central region filled with an insulator, and a method of fabricating such an interconnection structure for preferably making an electrical connection to the conductor(s). The method preferably includes the steps of depositing and patterning a first insulator over a substrate to form an aperture opening to the substrate; depositing and polishing a first conductor to leave the first conductor in the aperture; depositing and patterning a second insulator to form an opening through the second insulator and a recess in the aperture; depositing one or more second conductors to line the opening and the recess, and to form a central region of the interconnection structure; depositing a third insulator to at least partially fill the central region; and making an electrical connection to the second conductor(s).Type: ApplicationFiled: May 31, 2002Publication date: October 3, 2002Applicant: International Business Machines CorporationInventors: David V. Horak, William A. Klaasen, Thomas L. McDevitt, Mark P. Murray, Anthony K. Stamper
-
Patent number: 6436814Abstract: An interconnection structure preferably including one or more conductors that have a central region filled with an insulator, and a method of fabricating such an interconnection structure for preferably making an electrical connection to the conductor(s). The method preferably includes the steps of depositing and patterning a first insulator over a substrate to form an aperture opening to the substrate; depositing and polishing a first conductor to leave the first conductor in the aperture; depositing and patterning a second insulator to form an opening through the second insulator and a recess in the aperture; depositing one or more second conductors to line the opening and the recess, and to form a central region of the interconnection structure; depositing a third insulator to at least partially fill the central region; and making an electrical connection to the second conductor(s).Type: GrantFiled: November 21, 2000Date of Patent: August 20, 2002Assignee: International Business Machines CorporationInventors: David V. Horak, William A. Klaasen, Thomas L. McDevitt, Mark P. Murray, Anthony K. Stamper
-
Patent number: 6426558Abstract: A method and structure is described which improves the manufacturability of integrated circuit interconnect and stud contacts in contact with semiconductor substrates and upper levels of metallization. The monolithic structure is formed from a thick layer of refractory metal. A variation in the monolithic structure is in the use of a dual damascene local interconnect portion of the structure which allows the local interconnect to pass over structures previously formed on the substrate.Type: GrantFiled: May 14, 2001Date of Patent: July 30, 2002Assignee: International Business Machines CorporationInventors: Jonathan Chapple-Sokol, Paul M. Feeney, Robert M. Geffken, David V. Horak, Mark P. Murray, Anthony K. Stamper
-
Publication number: 20010013506Abstract: A slurry containing abrasive particles, an oxidizing agent having a low static etch rate on at least one acid or salt metal, and having a pH of about 5 to about 11 is especially useful for polishing surfaces, including both metal and silicon dioxide, such as present in microelectronics, at the same or substantially the same polishing rates.Type: ApplicationFiled: March 28, 2001Publication date: August 16, 2001Inventors: Timothy Scott Chamberlin, Michael J. MacDonald, Mark P. Murray
-
Patent number: 6221775Abstract: A process of planarizing the surface of a semiconductor substrate. The process begins by forming patterned raised and recessed regions on the surface of the semiconductor substrate. A layer of material then is formed over the patterned raised and recessed regions. The layer is subjected to a chemical mechanical planarizing (CMP) process step until all of the raised regions are at least partially removed from the layer. Finally, the surface of the polished substrate is etched with a reactive ion etching (RIE) process.Type: GrantFiled: September 24, 1998Date of Patent: April 24, 2001Assignee: International Business Machines Corp.Inventors: Thomas G. Ference, William F. Landers, Michael J. MacDonald, Walter E. Mlynko, Mark P. Murray, Kirk D. Peterson