Patents by Inventor Mark R. LaForest

Mark R. LaForest has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Process cell for an N-dimensional processor array having a single input element with 2N data inputs, memory, and full function arithmetic logic unit
    Patent number: 5157785
    Abstract: A multi-dimensional processor cell and processor array with massively parallel input/output includes a processor array having a plurality of processor cells interconnected to form an N-dimensional array. The system includes a first group of processor cells having 2N dimensionally adjacent processor cells. At least one input/output device is connected to a surplus data signal port of a second group of processor cells each having fewer than 2N dimensionally adjacent processor cells, for providing massively parallel input/output between the multi-dimensional processor array and the input/output device. The processor system also includes a front end processor for providing processor array instructions in response to application programs running on the front end processor. A processor cell controller, responsive to the processor array commands, broadcasts a sequence of processor cell instructions to all of the processor cells of the multi-dimensional processor array.
    Type: Grant
    Filed: May 29, 1990
    Date of Patent: October 20, 1992
    Assignee: Wavetracer, Inc.
    Inventors: James H. Jackson, Ming-Chih Lee, Mark R. LaForest, Richard D. Fiorentino
  • Processor array of N-dimensions which is physically reconfigurable into N-1
    Patent number: 5133073
    Abstract: A reconfigurable multi-dimensional processor array for processing multi-dimensionally structured data includes a plurality of processor cells arranged in N dimensions and having a plurality of N-1 dimensional processor subarrays. Each of the processor cells has 2N data signal ports operative for forming data signal paths for transmitting and receiving data to and from 2N adjacent processor cells or data communication devices. Each of the N-1 dimensional processor subarrays includes a selected group of processor cells coupled to fewer than 2N other processor cells or data communications devices. Each of the selected group of processor cells includes at least one uncoupled data signal port.
    Type: Grant
    Filed: May 29, 1990
    Date of Patent: July 21, 1992
    Assignee: Wavetracer, Inc.
    Inventors: James H. Jackson, Ming-Chih Lee, Mark R. LaForest, Richard D. Fiorentino