Patents by Inventor Mark R. Tennyson
Mark R. Tennyson has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8723584Abstract: A dual-voltage receiver, comprising a voltage detector. A high voltage Schmitt trigger coupled to the voltage detector. A low voltage Schmitt trigger coupled to the voltage detector. A combined level shifter coupled to the high voltage Schmitt trigger and the low voltage Schmitt trigger, wherein the high voltage Schmitt trigger is on and the low voltage Schmitt trigger is off when the voltage detector outputs a high voltage detect signal.Type: GrantFiled: May 3, 2013Date of Patent: May 13, 2014Assignee: Conexant Systems, Inc.Inventors: Christian Larsen, Mark R. Tennyson
-
Publication number: 20130293278Abstract: A dual-voltage receiver, comprising a voltage detector. A high voltage Schmitt trigger coupled to the voltage detector. A low voltage Schmitt trigger coupled to the voltage detector. A combined level shifter coupled to the high voltage Schmitt trigger and the low voltage Schmitt trigger, wherein the high voltage Schmitt trigger is on and the low voltage Schmitt trigger is off when the voltage detector outputs a high voltage detect signal.Type: ApplicationFiled: May 3, 2013Publication date: November 7, 2013Applicant: Conexant Systems, Inc.Inventors: Christian Larsen, Mark R. Tennyson
-
Patent number: 8514532Abstract: Disclosed herein are embodiments of electrostatic discharge (ESD) protection circuits. In certain embodiments an ESD protection circuit may include two series resistor-capacitor (RC) circuits. One series RC circuit may have a short time constant and may selectively activate a current shunt between two power rails in response to an ESD event. Accordingly, the ESD circuit may be able to respond to fast ramping ESD events. The other series RC circuit has a longer time constant, and maintains the current shunt in an active state for a sufficient amount of time to allow the ESD event to be completely discharged.Type: GrantFiled: June 18, 2009Date of Patent: August 20, 2013Assignee: Conexant Systems, Inc.Inventors: Eugene R. Worley, Chiew-Guan Tan, Mark R. Tennyson
-
Patent number: 8436640Abstract: The present invention significantly reduces the chip size of a metal-oxide-semiconductor (MOS) field-effect transistor, which serves as a driver for output impedance drivers, such as, but not limited to, double data rate (DDR2) synchronous dynamic random access memory (SDRAM). In an embodiment of the invention, a voltage drop across the driver is a decreased ratio of the supply voltage, e.g., three-tenths of the supply voltage, lower than half of the supply voltage. A smaller voltage drop allows a lower current and a higher impedance to be used in the driver. By having a higher impedance across the driver, the physical area needed for the DDR2 driver is reduced because a transistor with a smaller physical width can be used. A DDR2 driver operating at the decreased ratio is the functional equivalent of the driver operating with the supply voltage or half of the supply voltage, with the added advantage of the reduced area.Type: GrantFiled: November 8, 2010Date of Patent: May 7, 2013Assignee: Conexant Systems, Inc.Inventors: Tapan Pattnayak, Nilima Mahadev Malhotra, Mark R. Tennyson
-
Publication number: 20100321841Abstract: Disclosed herein are embodiments of electrostatic discharge (ESD) protection circuits. In certain embodiments an ESD protection circuit may include two series resistor-capacitor (RC) circuits. One series RC circuit may have a short time constant and may selectively activate a current shunt between two power rails in response to an ESD event. Accordingly, the ESD circuit may be able to respond to fast ramping ESD events. The other series RC circuit has a longer time constant, and maintains the current shunt in an active state for a sufficient amount of time to allow the ESD event to be completely discharged.Type: ApplicationFiled: June 18, 2009Publication date: December 23, 2010Applicant: CONEXANT SYSTEMS, INC.Inventors: Eugene R. Worley, Chiew-Guan Tan, Mark R. Tennyson
-
Patent number: 6643109Abstract: An electrostatic discharge (ESD) protection circuit comprises a P-channel field effect transistor (PFET), a buffer and a damping network to provide improved protection for an integrated circuit against high-voltage ESD pulses. The ESD protection circuit is capable of being fabricated with a reduced surface area layout to be fully synthesisable with the integrated circuit which it is designed to protect.Type: GrantFiled: September 27, 2000Date of Patent: November 4, 2003Assignee: Conexant Systems, Inc.Inventors: Xiaoming Li, Mark R. Tennyson, Eugene R. Worley
-
Patent number: 6388467Abstract: An integrated circuit comprising a relatively simple high voltage tolerant output circuit that may be placed in a high impedance state (i.e., tri-stated) when the voltage at a corresponding signal connection point reaches a predetermined voltage reflecting a logic high level. In one embodiment of the invention, the output circuit is responsive to assertion of a control signal to selectively enter a high impedance state. The control signal is asserted by a control circuit following the detection of a logic high signal of a predetermined duration at the external signal connection point. The predetermined duration may correspond to transmission line delays of a signal line driven by the output circuit. For example, the delay in placing the output circuit in a high impedance state may correspond to the length of time needed to allow transmission line reflections to dissipate to an acceptable level.Type: GrantFiled: September 30, 1999Date of Patent: May 14, 2002Assignee: Conexant Systems, Inc.Inventors: Richard A. Ward, Mark R. Tennyson, Anil Mankar
-
Patent number: 5654862Abstract: A single clamp circuit for integrated circuits with multiple V.sub.dd power pins by coupling the various V.sub.dd busses to an ESD clamped V.sub.dd bus or pseudo- V.sub.dd bus via diodes. The diodes will provide coupling from any V.sub.dd bus to the clamp circuit during a positive ESD transient. A diode for each V.sub.dd bus and a single clamp circuit can be much more area efficient than a single clamp circuit for each V.sub.dd bus. During normal operation, the diodes will become weakly forward biased due to the leakage current of the clamp circuit. Small signal noise will tend not to be coupled from one bus to the other because of the high impedance of the diodes. For a large positive noise transient on one bus, the other bus diode will reverse bias, thus decoupling the signal from the other busses. A large negative noise transient on one bus will cause its diode to reverse bias thus decoupling it from the other busses.Type: GrantFiled: October 18, 1996Date of Patent: August 5, 1997Assignee: Rockwell International CorporationInventors: Eugene R. Worley, Chilan T. Nguyen, Raymond A. Kjar, Mark R. Tennyson
-
Patent number: 4430587Abstract: A MOS time delay circuit including a MOS regulated voltage supply circuit for supplying a voltage proportional to a predetermined trigger voltage and a RC delay circuit having a first input connected to the regulated voltage supply circuit, and a second input connected to the signal input, and an output. The circuit also includes a variable trigger point inverter having an input connected to the output of the RC delay circuit, and signal output.Type: GrantFiled: January 13, 1982Date of Patent: February 7, 1984Assignee: Rockwell International CorporationInventor: Mark R. Tennyson
-
Patent number: 4274147Abstract: A static read only memory fabricated with field effect transistors of either the depletion type or the enhancement type connected in series. The read only memory includes a compact sensing circuit for detecting relatively small voltage swings at each node corresponding to a bit line of the memory cell, and a highly sensitive differential sense amplifier including first and second cascaded connected inverter stages.Type: GrantFiled: September 4, 1979Date of Patent: June 16, 1981Assignee: Rockwell International CorporationInventors: Clarence W. Padgett, Melvin L. Marmet, Mark R. Tennyson