Patents by Inventor Mark Zani

Mark Zani has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 9817450
    Abstract: The present invention relates to an electronic apparatus, the back plate, the I/O module, the power supply, the node module and the like are reasonably and neatly laid out in the case, so that more modules can be laid out in a limited case space, thus having a high utilization rate and a low cost. Besides, the I/O module, the power supply module and the node module are separately designed, and the modules cooperate with each other; the modules are snap structures, and can be assembled and disassembled by hand, which increases operation and maintenance efficiency. Moreover, the completion of the signal transmission among different modules mainly depends on the golden finger or the high-speed back plate connector, thus the case is clean and neat inside.
    Type: Grant
    Filed: January 19, 2016
    Date of Patent: November 14, 2017
    Assignee: CELESTICA TECHNOLOGY CONSULTANCY (SHANGHAI) CO. LTD
    Inventors: Mark Zani, Hank Dao, Shaosong Huang, Alonzo Ramirez, Guangcheng Dai, Wenjin Li
  • Publication number: 20170027073
    Abstract: The present invention relates to an electronic apparatus, the back plate, the I/O module, the power supply, the node module and the like are reasonably and neatly laid out in the case, so that more modules can be laid out in a limited case space, thus having a high utilization rate and a low cost. Besides, the I/O module, the power supply module and the node module are separately designed, and the modules cooperate with each other; the modules are snap structures, and can be assembled and disassembled by hand, which increases operation and maintenance efficiency. Moreover, the completion of the signal transmission among different modules mainly depends on the golden finger or the high-speed back plate connector, thus the case is clean and neat inside.
    Type: Application
    Filed: January 19, 2016
    Publication date: January 26, 2017
    Applicant: Celestica Technology Consultancy (Shanghai) Co. Ltd.
    Inventors: Mark Zani, Hank Dao, SHAOSONG HUANG, Alonzo Ramirez, GUANGCHENG DAI, WENJIN LI
  • Patent number: 7007194
    Abstract: A system interface includes a plurality of first directors, a plurality of second directors, a data transfer section and a message network. The data transfer section includes a cache memory. The cache memory is coupled to the plurality of first and second directors. The messaging network operates independently of the data transfer section and such network is coupled to the plurality of first directors and the plurality of second directors. The first and second directors control data transfer between the first directors and the second directors in response to messages passing between the first directors and the second directors through the messaging network to facilitate data transfer between first directors and the second directors. The data passes through the cache memory in the data transfer section. A method for operating a data storage system adapted to transfer data between a host computer/server and a bank of disk drives.
    Type: Grant
    Filed: June 29, 2000
    Date of Patent: February 28, 2006
    Assignee: EMC Corporation
    Inventors: Paul C. Wilson, Mark Zani, Farouk Khan, Christopher S. MacLellan, John K. Walton, Steven MacArthur, Kendall A. Chilton, William Tuccio, Robert A. Thibault
  • Patent number: 6973593
    Abstract: A system analyzer for a data storage system has a control module and a memory module. The system analyzer includes a logic analyzer, an input port that couples to the data storage system, an output port that couples to the logic analyzer, and a pre-processor which is interconnected between the input port and the output port. The pre-processor is configured to receive, while a first point-to-point signal is exchanged between the control module and the memory module, a second point-to-point signal which is a copy of the first point-to-point signal. The pre-processor is further configured to generate a pre-processed signal based on the second point-to-point signal, and to provide the pre-processed signal to the logic analyzer.
    Type: Grant
    Filed: March 18, 2002
    Date of Patent: December 6, 2005
    Assignee: EMC Corporation
    Inventors: Mark Zani, Ofer Porat, Alexander Rabinovich
  • Patent number: 6539451
    Abstract: A data storage system wherein a host computer is coupled to a bank of disk drives through a system interface. The interface has a memory with a high address memory section and a low address memory section. A plurality of directors control data transfer between the host computer and the bank of disk drives as such data passes through the memory. A pair of high address busses electrically is connected to the high address memory and a pair of low address busses is electrically connected to the low address memory. Each one of the directors is electrically connected to one of the pair of high address busses and one of the pair of low address busses. A front-end portion of the directors is electrically connected to the host computer and a rear-end portion of the directors is electrically connected to the bank of disk drives.
    Type: Grant
    Filed: December 30, 1998
    Date of Patent: March 25, 2003
    Assignee: EMC Corporation
    Inventors: Mark Zani, Scott Romano, Alfred Dellicicchi
  • Patent number: 6418511
    Abstract: A data storage system wherein a host computer is coupled to a bank of disk drives through a system interface. The system interface includes a memory having a high address memory section and a low address memory section. A plurality of directors controls data transfer between the host computer and the bank of disk drives as such data passes through the memory. A pair of high address busses, comprising a plurality of bus high address bus segments, is in communication with the high address memory section and a pair of low address busses, comprising a plurality of low address bus segments, is in communication with the low address memory section. Each one of the directors is in communication with one of the pair of high address busses and one of the pair of low address busses.
    Type: Grant
    Filed: December 30, 1998
    Date of Patent: July 9, 2002
    Assignee: EMC Corporation
    Inventors: Mark A. Zani, Michael Gadarowski
  • Patent number: 5864715
    Abstract: A peripheral device interface is coupled between a computer system bus and a peripheral bus. The peripheral device bus includes a signal line which can be configured in either a single-ended or a differential configuration. A peripheral controller is coupled to the computer system bus. A single-ended signal line interface circuit is coupled between the peripheral bus signal line and the peripheral controller, and may be selectively enabled in response to a control signal. A differential signal line interface circuit is also coupled between the peripheral bus signal line and the peripheral controller and also may be selectively enabled in response to a control signal. The peripheral controller generates the control signals for the single-ended signal line interface circuit and the differential signal line interface circuit.
    Type: Grant
    Filed: June 21, 1996
    Date of Patent: January 26, 1999
    Assignee: EMC Corporation
    Inventors: Mark Zani, Charles Loewy, Thomas Georgens