Patents by Inventor Masahiro Shimura
Masahiro Shimura has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11574994Abstract: A semiconductor device according to embodiments includes: a first conductivity-type first semiconductor layer set to a first potential; a second conductivity-type second semiconductor layer stacked on the first semiconductor layer and set to a second potential; an interlayer insulating film disposed on a main surface of the second semiconductor layer; a resistor disposed above the first semiconductor layer while interposing the second semiconductor layer and the interlayer insulating film therebetween; and a terminal electrically connected to the second semiconductor layer.Type: GrantFiled: March 24, 2021Date of Patent: February 7, 2023Assignee: Kioxia CorporationInventors: Masahiro Shimura, Mitsuhiro Noguchi
-
Publication number: 20220285440Abstract: A semiconductor storage device includes a substrate, a plurality of first conductive layers arranged along a first direction intersecting a surface of the substrate and extending along a second direction parallel to the surface, a semiconductor layer extending along the first direction and facing the plurality of first conductive layers in the second direction, a gate insulating film between the plurality of first conductive layers and the semiconductor layer, and a first resistance element extending along the first direction on or above the substrate. One end of the first resistance element in the first direction is closer in the first direction to the substrate than at least a part of the plurality of first conductive layers. The other end of the first resistance element in the first direction is farther in the first direction from the substrate than the plurality of first conductive layers.Type: ApplicationFiled: August 27, 2021Publication date: September 8, 2022Inventors: Masahiro SHIMURA, Takeshi YOSHIDA
-
Publication number: 20220271050Abstract: A semiconductor device for controlling memory cell transistors includes a substrate, a first well of a first conductivity type in the substrate, a second well of a second conductivity type that electrically separates the first well from the substrate therein and includes a first portion surrounding the first well, and a second portion facing a bottom portion of the first well and having a side surface contacting a side surface of the first portion, a third well of the first conductivity type in the substrate, the third well surrounding the first portion of the second well with being separated therefrom, and a first transistor that includes a gate electrode facing the first well via a first insulating film. A bottom surface of the first portion of the second well is closer to a surface of the substrate than a bottom surface of the second portion of the second well.Type: ApplicationFiled: August 27, 2021Publication date: August 25, 2022Inventors: Mitsuhiro NOGUCHI, Masahiro SHIMURA
-
Patent number: 11146753Abstract: An imaging apparatus includes: a plurality of analog-digital conversion units that performs parallel processing on a signal of each pixel output in units of a plurality of pixel rows from a pixel array unit in which pixels including photoelectric conversion units are arranged, and converts the signal into a digital signal; a plurality of reference voltage generation units that is provided corresponding to the plurality of analog-digital conversion units and generates a reference voltage used for AD conversion; a voltage setting unit that sets a plurality of pixel voltage levels and outputs the plurality of pixel voltage levels through each of the plurality of analog-digital conversion units; and a computing unit that calculates a correction amount for performing correction on a result of the AD conversion of the signal of each pixel of the pixel array unit.Type: GrantFiled: February 5, 2019Date of Patent: October 12, 2021Assignee: SONY SEMICONDUCTOR SOLUTIONS CORPORATIONInventors: Masahiro Shimura, Seijiro Sakane
-
Publication number: 20210210592Abstract: A semiconductor device according to embodiments includes: a first conductivity-type first semiconductor layer set to a first potential; a second conductivity-type second semiconductor layer stacked on the first semiconductor layer and set to a second potential; an interlayer insulating film disposed on a main surface of the second semiconductor layer; a resistor disposed above the first semiconductor layer while interposing the second semiconductor layer and the interlayer insulating film therebetween; and a terminal electrically connected to the second semiconductor layer.Type: ApplicationFiled: March 24, 2021Publication date: July 8, 2021Applicant: TOSHIBA MEMORY CORPORATIONInventors: Masahiro SHIMURA, Mitsuhiro NOGUCHI
-
Patent number: 10985237Abstract: A semiconductor device according to embodiments includes: a first conductivity-type first semiconductor layer set to a first potential; a second conductivity-type second semiconductor layer stacked on the first semiconductor layer and set to a second potential; an interlayer insulating film disposed on a main surface of the second semiconductor layer; a resistor disposed above the first semiconductor layer while interposing the second semiconductor layer and the interlayer insulating film therebetween; and a terminal electrically connected to the second semiconductor layer.Type: GrantFiled: September 9, 2019Date of Patent: April 20, 2021Assignee: TOSHIBA MEMORY CORPORATIONInventors: Masahiro Shimura, Mitsuhiro Noguchi
-
Publication number: 20210006740Abstract: An imaging apparatus includes: a plurality of analog-digital conversion units that performs parallel processing on a signal of each pixel output in units of a plurality of pixel rows from a pixel array unit in which pixels including photoelectric conversion units are arranged, and converts the signal into a digital signal; a plurality of reference voltage generation units that is provided corresponding to the plurality of analog-digital conversion units and generates a reference voltage used for AD conversion; a voltage setting unit that sets a plurality of pixel voltage levels and outputs the plurality of pixel voltage levels through each of the plurality of analog-digital conversion units; and a computing unit that calculates a correction amount for performing correction on a result of the AD conversion of the signal of each pixel of the pixel array unit.Type: ApplicationFiled: February 5, 2019Publication date: January 7, 2021Inventors: MASAHIRO SHIMURA, SEIJIRO SAKANE
-
Publication number: 20200295038Abstract: A voltage-variable type memory element having an electrode; a charge storage layer that is arranged on the electrode via a first interlayer insulating layer and stores charges; and a semiconductor wiring which has electric conductivity, that is arranged on the charge storage layer via a second interlayer insulating layer, and comprises a region facing the charge storage layer, a resistance value of the region being variable according to magnitude of potential corresponding to an amount of charges stored in the charge storage layer, and a voltage value of a reading signal supplied and passing through the semiconductor wiring being varied according to the resistance value. A semiconductor memory device configure to a memory cell array in which voltage-variable type memory elements are arranged as memory cells.Type: ApplicationFiled: September 12, 2019Publication date: September 17, 2020Applicant: Toshiba Memory CorporationInventors: Takao SUEYAMA, Keiko KANEDA, Masahiro SHIMURA, Kaori KAWASAKI
-
Publication number: 20200295125Abstract: A semiconductor device according to embodiments includes: a first conductivity-type first semiconductor layer set to a first potential; a second conductivity-type second semiconductor layer stacked on the first semiconductor layer and set to a second potential; an interlayer insulating film disposed on a main surface of the second semiconductor layer; and a resistor disposed above the first semiconductor layer while interposing the second semiconductor layer and the interlayer insulating film therebetween; and a terminal electrically connected to the second semiconductor layer.Type: ApplicationFiled: September 9, 2019Publication date: September 17, 2020Applicant: TOSHIBA MEMORY CORPORATIONInventors: Masahiro SHIMURA, Mitsuhiro NOGUCHI
-
Patent number: 10211331Abstract: A semiconductor device includes a first conductivity type first semiconductor region, a second conductivity type second semiconductor region, a second conductivity type third semiconductor region, a first conductivity type fourth semiconductor region, a gate insulating portion, a gate electrode, and first and second electrodes. The first semiconductor region includes first and second portions. The second semiconductor region includes third and fourth portions. The gate electrode is on the gate insulating portion and over the first semiconductor region and a portion of the third semiconductor region. The first electrode is on, and electrically connected to, the fourth semiconductor region. The second electrode is over the first portion, the third portion, and the gate electrode, and spaced from the first electrode.Type: GrantFiled: August 30, 2016Date of Patent: February 19, 2019Assignee: Kabushiki Kaisha ToshibaInventors: Hisao Ichijo, Syotaro Ono, Masahiro Shimura, Hideyuki Ura, Hiroaki Yamashita
-
Patent number: 10103222Abstract: A semiconductor device includes a first semiconductor region of a first conductivity type, a second semiconductor region of a second conductivity type provided on a part of the first semiconductor region, a third semiconductor region of the first conductivity type provided on a part of the second semiconductor region, agate electrode, a first electrode, and a conductive portion. The gate electrode is provided on another part of the second semiconductor region via a gate insulating portion. The first electrode is provided on the third semiconductor region and electrically connected to the third semiconductor region. The conductive portion is provided on another part of the first semiconductor region via a first insulating portion and electrically connected to the first electrode, and includes a portion arranged side by side with the gate electrode in a second direction perpendicular to a first direction from the first semiconductor region to the first electrode.Type: GrantFiled: August 30, 2016Date of Patent: October 16, 2018Assignee: KABUSHIKI KAISHA TOSHIBAInventors: Hiroaki Katou, Syotaro Ono, Masahiro Shimura, Hideyuki Ura
-
Publication number: 20170263747Abstract: A semiconductor device includes a first conductivity type first semiconductor region, a second conductivity type second semiconductor region, a second conductivity type third semiconductor region, a first conductivity type fourth semiconductor region, a gate insulating portion, a gate electrode, and first and second electrodes. The first semiconductor region includes first and second portions. The second semiconductor region includes third and fourth portions. The gate electrode is on the gate insulating portion and over the first semiconductor region and a portion of the third semiconductor region. The first electrode is on, and electrically connected to, the fourth semiconductor region. The second electrode is over the first portion, the third portion, and the gate electrode, and spaced from the first electrode.Type: ApplicationFiled: August 30, 2016Publication date: September 14, 2017Inventors: Hisao ICHIJO, Syotaro ONO, Masahiro SHIMURA, Hideyuki URA, Hiroaki YAMASHITA
-
Publication number: 20170207302Abstract: A semiconductor device includes a first semiconductor region of a first conductivity type, a second semiconductor region of a second conductivity type provided on a part of the first semiconductor region, a third semiconductor region of the first conductivity type provided on a part of the second semiconductor region, agate electrode, a first electrode, and a conductive portion. The gate electrode is provided on another part of the second semiconductor region via a gate insulating portion. The first electrode is provided on the third semiconductor region and electrically connected to the third semiconductor region. The conductive portion is provided on another part of the first semiconductor region via a first insulating portion and electrically connected to the first electrode, and includes a portion arranged side by side with the gate electrode in a second direction perpendicular to a first direction from the first semiconductor region to the first electrode.Type: ApplicationFiled: August 30, 2016Publication date: July 20, 2017Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Hiroaki KATOU, Syotaro ONO, Masahiro SHIMURA, Hideyuki URA
-
Patent number: 9704953Abstract: According to one embodiment, a semiconductor device includes a plurality of first semiconductor regions of a first conductivity type, a plurality of second semiconductor regions of a second conductivity type, a third semiconductor region of the second conductivity type, a fourth semiconductor region of the second conductivity type, a fifth semiconductor region of the first conductivity type, and a gate electrode. An impurity concentration of the second conductivity type of the third semiconductor region is higher than an impurity concentration of the second conductivity type of the second semiconductor regions. The fourth semiconductor region is provided on the first semiconductor regions. The gate electrode provided on the fourth semiconductor region with a gate insulation layer interposed. The gate electrode extends in a third direction. The third direction intersects the first direction. The third direction is parallel to a plane including the first direction and the second direction.Type: GrantFiled: August 20, 2015Date of Patent: July 11, 2017Assignee: Kabushiki Kaisha ToshibaInventors: Hiroaki Yamashita, Syotaro Ono, Hideyuki Ura, Masahiro Shimura
-
Patent number: 9590093Abstract: In general, according to one embodiment, a semiconductor device includes, a first semiconductor region, a plurality of second semiconductor regions, a plurality of third semiconductor regions, a fourth semiconductor region, a fifth semiconductor region, and a gate electrode. The third semiconductor region includes a first portion and a second portion. The first portion is provided between the second semiconductor regions adjacent to each other. An amount of impurity of the second conductivity type in the first portion is greater than an amount of impurity of the first conductivity type in the second semiconductor region contiguous to the first portion. The second portion is arranged with a part of the first semiconductor region. An amount of impurity of the second conductivity type in the second portion is smaller than an amount of impurity of the first conductivity type in the part of the first semiconductor region.Type: GrantFiled: March 9, 2015Date of Patent: March 7, 2017Assignee: Kabushiki Kaisha ToshibaInventors: Syotaro Ono, Hideyuki Ura, Masahiro Shimura, Hiroaki Yamashita
-
Patent number: 9496334Abstract: A semiconductor device according to an embodiment includes a first semiconductor layer of a first conductivity type, second semiconductor regions of a second conductivity type, a third semiconductor region of the second conductivity type, a fourth semiconductor region of the first conductivity type, a gate electrode, an insulating layer, and a first electrode. The first semiconductor layer includes first semiconductor regions. The second semiconductor regions are provided respectively between the first semiconductor regions. The insulating layer is provided between the gate electrode and the third semiconductor region. The first electrode includes a first portion and a second portion. The first portion is connected to the first semiconductor region. The second portion is provided on the fourth semiconductor region side of the first portion. The first electrode is provided on the first semiconductor region and on the second semiconductor region.Type: GrantFiled: August 14, 2015Date of Patent: November 15, 2016Assignee: Kabushiki Kaisha ToshibaInventors: Hiroaki Yamashita, Syotaro Ono, Hideyuki Ura, Masahiro Shimura
-
Publication number: 20160276427Abstract: A semiconductor device according to an embodiment includes a first semiconductor layer of a first conductivity type, second semiconductor regions of a second conductivity type, a third semiconductor region of the second conductivity type, a fourth semiconductor region of the first conductivity type, a gate electrode, an insulating layer, and a first electrode. The first semiconductor layer includes first semiconductor regions. The second semiconductor regions are provided respectively between the first semiconductor regions. The insulating layer is provided between the gate electrode and the third semiconductor region. The first electrode includes a first portion and a second portion. The first portion is connected to the first semiconductor region. The second portion is provided on the fourth semiconductor region side of the first portion. The first electrode is provided on the first semiconductor region and on the second semiconductor region.Type: ApplicationFiled: August 14, 2015Publication date: September 22, 2016Inventors: Hiroaki Yamashita, Syotaro Ono, Hideyuki Ura, Masahiro Shimura
-
Publication number: 20160254379Abstract: According to one embodiment, a semiconductor device includes a plurality of first semiconductor regions of a first conductivity type, a plurality of second semiconductor regions of a second conductivity type, a third semiconductor region of the second conductivity type, a fourth semiconductor region of the second conductivity type, a fifth semiconductor region of the first conductivity type, and a gate electrode. An impurity concentration of the second conductivity type of the third semiconductor region is higher than an impurity concentration of the second conductivity type of the second semiconductor regions. The fourth semiconductor region is provided on the first semiconductor regions. The gate electrode provided on the fourth semiconductor region with a gate insulation layer interposed. The gate electrode extends in a third direction. The third direction intersects the first direction. The third direction is parallel to a plane including the first direction and the second direction.Type: ApplicationFiled: August 20, 2015Publication date: September 1, 2016Inventors: Hiroaki Yamashita, Syotaro Ono, Hideyuki Ura, Masahiro Shimura
-
Publication number: 20160035879Abstract: In general, according to one embodiment, a semiconductor device includes, a first semiconductor region, a plurality of second semiconductor regions, a plurality of third semiconductor regions, a fourth semiconductor region, a fifth semiconductor region, and a gate electrode. The third semiconductor region includes a first portion and a second portion. The first portion is provided between the second semiconductor regions adjacent to each other. An amount of impurity of the second conductivity type in the first portion is greater than an amount of impurity of the first conductivity type in the second semiconductor region contiguous to the first portion. The second portion is arranged with a part of the first semiconductor region. An amount of impurity of the second conductivity type in the second portion is smaller than an amount of impurity of the first conductivity type in the part of the first semiconductor region.Type: ApplicationFiled: March 9, 2015Publication date: February 4, 2016Inventors: Syotaro Ono, Hideyuki Ura, Masahiro Shimura, Hiroaki Yamashita
-
Publication number: 20150256771Abstract: According to one embodiment, a solid-state imaging device includes an ADC circuit configured to AD-convert signal components read from first pixels, based on a comparison result with a reference voltage superposed with a clamp voltage, and an AD clamp circuit configured to perform calculation, based on a relationship between an AD conversion value of a black level, which is read from light-shield pixels when a predetermined clamp voltage is given, and the clamp voltage, and further based on a change amount of the black level relative to the clamp voltage, wherein the calculation is to calculate a clamp voltage corresponding to a target value of a black level read from the light-shield pixel.Type: ApplicationFiled: February 27, 2015Publication date: September 10, 2015Applicant: Kabushiki Kaisha ToshibaInventor: Masahiro SHIMURA