Patents by Inventor Masakazu Takesue
Masakazu Takesue has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20150271928Abstract: An embodiment of a printed circuit board includes: a mounting board with a solder resist on a front surface thereof; a component mounted on the mounting board; an underfill material that fixes the component to the mounting board; and resin materials dotted between the solder resist and the underfill material.Type: ApplicationFiled: June 2, 2015Publication date: September 24, 2015Inventor: Masakazu TAKESUE
-
Publication number: 20130256016Abstract: An embodiment of a printed circuit board includes: a mounting board with a solder resist on a front surface thereof; a component mounted on the mounting board; an underfill material that fixes the component to the mounting board; and resin materials dotted between the solder resist and the underfill material.Type: ApplicationFiled: December 22, 2012Publication date: October 3, 2013Inventor: Masakazu TAKESUE
-
Patent number: 7963434Abstract: A method and an apparatus for removing a micro component surely and leveling solder remaining on a substrate without imposing thermal damage to solder lands, the substrate and components on the periphery. A thermosetting adhesive (15) is provided on the surface (12a) of a micro component (12) opposite to the side of a substrate (11), and the distal end of a component holding pin (13) having cross-section area falling within the surface (12a) of the micro component (12) opposite to the side of the surface (11) is passed through the thermosetting adhesive (15) to abut against the surface (12a) of the micro component (12). Subsequently, solder (16) between the micro component (12) and the substrate (11) is heated to melt and the component holding pin (13) is moved in the direction receding from the substrate (11). Consequently, the micro component (12) is removed from the substrate (11).Type: GrantFiled: May 6, 2010Date of Patent: June 21, 2011Assignee: Fujitsu LimitedInventors: Keiichi Yamamoto, Masakazu Takesue, Masanao Fujii, Toru Okada
-
Publication number: 20110141705Abstract: A printed wiring board supports an electronic component thereon. The printed wiring board includes an opening which is recessed from a surface of the printed wiring board. The opening has a dimension which houses the electronic component therein. A plurality of pads is disposed on a bottom surface of the opening. The plurality of pads has a skew arrangement in a grid pattern with respect to inner edges of the opening.Type: ApplicationFiled: December 7, 2010Publication date: June 16, 2011Applicant: FUJITSU LIMITEDInventors: Masakazu TAKESUE, Keiichi YAMAMOTO
-
Publication number: 20100213248Abstract: A method and an apparatus for removing a micro component surely and leveling solder remaining on a substrate without imposing thermal damage to solder lands, the substrate and components on the periphery. A thermosetting adhesive (15) is provided on the surface (12a) of a micro component (12) opposite to the side of a substrate (11), and the distal end of a component holding pin (13) having cross-section area falling within the surface (12a) of the micro component (12) opposite to the side of the surface (11) is passed through the thermosetting adhesive (15) to abut against the surface (12a) of the micro component (12). Subsequently, solder (16) between the micro component (12) and the substrate (11) is heated to melt and the component holding pin (13) is moved in the direction receding from the substrate (11). Consequently, the micro component (12) is removed from the substrate (11).Type: ApplicationFiled: May 6, 2010Publication date: August 26, 2010Applicant: FUJITSU LIMITEDInventors: Keiichi YAMAMOTO, Masakazu TAKESUE, Masanao FUJII, Toru OKADA
-
Patent number: 7753251Abstract: A method and a apparatus for removing a micro component surely and leveling solder remaining on a substrate without imposing thermal damage to solder lands, the substrate and components on the periphery. A thermosetting adhesive (15) is provided on the surface (12a) of a micro component (12) opposite to the side of a substrate (11), and the distal end of a component holding pin (13) having cross-section area falling within the surface (12a) of the micro component (12) opposite to the side of the surface (11) is passed through the thermosetting adhesive (15) to abut against the surface (12a) of the micro component (12). Subsequently, solder (16) between the micro component (12) and the substrate (11) is heated to melt and the component holding pin (13) is moved in the direction receding from the substrate (11). Consequently, the micro component (12) is removed from the substrate (11).Type: GrantFiled: December 28, 2007Date of Patent: July 13, 2010Assignee: Fujitsu LimitedInventors: Keiichi Yamamoto, Masakazu Takesue, Masanao Fujii, Toru Okada
-
Publication number: 20100101848Abstract: A substrate unit includes an electronic component having a plurality of electrodes arranged in a given shape, a circuit substrate having a first face where the electronic component is mounted and the electrodes are jointed and a second face underside of the first face, and a resin-coated portion formed on the second face according to a projected area of the second face to which the given shape is projected.Type: ApplicationFiled: July 8, 2009Publication date: April 29, 2010Applicant: FUJITSU LIMITEDInventors: Yoshinobu Maeno, Keiichi Yamamoto, Masakazu Takesue
-
Patent number: 7491893Abstract: A mounting substrate includes a land connected to an electrode of an electronic part by a melt-capable connection member; and a connection member flow-generation part configured to generate a flow at the molten melt-capable connection member.Type: GrantFiled: September 13, 2004Date of Patent: February 17, 2009Assignee: Fujitsu LimitedInventor: Masakazu Takesue
-
Publication number: 20080099536Abstract: A method and a apparatus for removing a micro component surely and leveling solder remaining on a substrate without imposing thermal damage to solder lands, the substrate and components on the periphery. A thermosetting adhesive (15) is provided on the surface (12a) of a micro component (12) opposite to the side of a substrate (11), and the distal end of a component holding pin (13) having cross-section area falling within the surface (12a) of the micro component (12) opposite to the side of the surface (11) is passed through the thermosetting adhesive (15) to abut against the surface (12a) of the micro component (12). Subsequently, solder (16) between the micro component (12) and the substrate (11) is heated to melt and the component holding pin (13) is moved in the direction receding from the substrate (11). Consequently, the micro component (12) is removed from the substrate (11).Type: ApplicationFiled: December 28, 2007Publication date: May 1, 2008Applicant: FUJITSU LIMITEDInventors: Keiichi YAMAMOTO, Masakazu TAKESUE, Masanao FUJII, Toru OKADA
-
Patent number: 6984254Abstract: A lead-free solder powder that can include a plurality of lead-free solder particles each having a general spherical shape with a diameter of 20–60 ?m. Each of the lead-free solder particles can contain Sn, Ag and Bi, with respective concentrations set such that the lead-free solder alloy has a melting temperature lower than a predetermined heat-resistant temperature of a work to be soldered.Type: GrantFiled: January 7, 2003Date of Patent: January 10, 2006Assignee: Fujitsu LimitedInventors: Masakazu Takesue, Yasuo Moriya, Yoshinori Nemoto, Yumiko Fukushima
-
Publication number: 20050224560Abstract: A mounting substrate includes a land connected to an electrode of an electronic part by a melt-capable connection member; and a connection member flow-generation part configured to generate a flow at the molten melt-capable connection member.Type: ApplicationFiled: September 13, 2004Publication date: October 13, 2005Applicant: FUJITSU LIMITEDInventor: Masakazu Takesue
-
Patent number: 6893512Abstract: A solder alloy having a solderability comparable to that of a conventional Pb—Sn solder alloy without having a detrimental effect on the environment and a soldered bond using the same. A solder alloy consisting of Zn: 4.0-10.0 wt %, In: 1.0 to 15.0 wt %, Al: 0.0020 to 0.0100 wt %, and the balance of Sn and unavoidable impurities. A soldered bond of an electric or electronic device composed of the above solder alloy.Type: GrantFiled: February 3, 2003Date of Patent: May 17, 2005Assignee: Fujitsu LimitedInventors: Masayuki Kitajima, Tadaaki Shono, Masakazu Takesue, Yutaka Noda
-
Patent number: 6786385Abstract: A semiconductor device includes a semiconductor element having electrodes and metal bumps are attached to the electrodes. The metal bumps include copper cores and gold surface layers covering the cores. In addition, the metal bumps may include gold bump elements and solder bump elements connected together.Type: GrantFiled: March 22, 2000Date of Patent: September 7, 2004Assignee: Fujitsu LimitedInventors: Masayuki Kitajima, Masakazu Takesue, Yoshitaka Muraoka
-
Patent number: 6744183Abstract: A method of bonding a piezoelectric element and an electrode, including the steps of forming a first coating of a material selected from the group consisting of Au, Al, Zn, Cu, and Sn on a bonding surface of the piezoelectric element, and forming a second coating of a material selected from the group consisting of Au, Al, Zn, Cu, and Sn on a bonding surface of the electrode. The combination of the materials of the first and second coatings is preferably Au/Au, Au/Al, Zn/Cu, or Sn/Cu. The method further includes the step of bringing the first and second coatings into close contact with each other and heating them under pressure to form a metallic bond or intermetallic compound between the first and second coatings, thereby bonding the piezoelectric element and the electrode.Type: GrantFiled: January 21, 2003Date of Patent: June 1, 2004Assignee: Fujitsu LimitedInventors: Masayuki Kitajima, Yutaka Noda, Seiichi Shimoura, Toru Okada, Masanao Fujii, Kenji Iketaki, Hidehiko Kobayashi, Masakazu Takesue, Keiichi Yamamoto, Hisao Tanaka
-
Publication number: 20040052678Abstract: A lead-free solder powder that can include a plurality of lead-free solder particles each having a general spherical shape with a diameter of 20-60 &mgr;m. Each of the lead-free solder particles can contain Sn, Ag and Bi, with respective concentrations set such that the lead-free solder alloy has a melting temperature lower than a predetermined heat-resistant temperature of a work to be soldered.Type: ApplicationFiled: January 7, 2003Publication date: March 18, 2004Applicant: Fujitsu LimitedInventors: Masakazu Takesue, Yasuo Moriya, Yoshinori Nemoto, Yumiko Fukushima
-
Publication number: 20030143104Abstract: A solder alloy having a solderability comparable to that of a conventional Pb—Sn solder alloy without having a detrimental effect on the environment and a soldered bond using the same.Type: ApplicationFiled: February 3, 2003Publication date: July 31, 2003Applicant: FUJITSU LIMITEDInventors: Masayuki Kitajima, Tadaaki Shono, Masakazu Takesue, Yutaka Noda
-
Publication number: 20030137223Abstract: A method of bonding a piezoelectric element and an electrode, including the steps of forming a first coating of a material selected from the group consisting of Au, Al, Zn, Cu, and Sn on a bonding surface of the piezoelectric element, and forming a second coating of a material selected from the group consisting of Au, Al, Zn, Cu, and Sn on a bonding surface of the electrode. The combination of the materials of the first and second coatings is preferably Au/Au, Au/Al, Zn/Cu, or Sn/Cu. The method further includes the step of bringing the first and second coatings into close contact with each other and heating them under pressure to form a metallic bond or intermetallic compound between the first and second coatings, thereby bonding the piezoelectric element and the electrode.Type: ApplicationFiled: January 21, 2003Publication date: July 24, 2003Applicant: Fujitsu LimitedInventors: Masayuki Kitajima, Yutaka Noda, Seiichi Shimoura, Toru Okada, Masanao Fujii, Kenji Iketaki, Hidehiko Kobayashi, Masakazu Takesue, Keiichi Yamamoto, Hisao Tanaka
-
Patent number: 6596094Abstract: A solder paste, includes a flux, a solder alloy particle scattered or mixed in the flux and including Sn and Zn as composition elements, and a metal particle scattered or mixed in the flux and including an element in the IB group in the periodic table as a composition element.Type: GrantFiled: November 27, 2001Date of Patent: July 22, 2003Assignee: Fujitsu LimitedInventors: Masayuki Ochiai, Yasuo Yamagishi, Hiroki Uchida, Masayuki Kitajima, Masakazu Takesue, Tadaaki Shono
-
Publication number: 20030095888Abstract: A lead-free solder alloy composition containing Sn, Ag and Bi, with respective concentrations set such that the lead-free solder alloy has a melting temperature lower than a predetermined heat-resistant temperature of a work to be soldered.Type: ApplicationFiled: November 12, 2002Publication date: May 22, 2003Applicant: Fujitsu LimitedInventors: Masayuki Kitajima, Masakazu Takesue, Yasuo Moriya, Yoshinori Nemoto, Yumiko Fukushima
-
Patent number: 6541898Abstract: A method of bonding a piezoelectric element and an electrode, including the steps of forming a first coating of a material selected from the group consisting of Au, Al, Zn, Cu, and Sn on a bonding surface of the piezoelectric element, and forming a second coating of a material selected from the group consisting of Au, Al, Zn, Cu, and Sn on a bonding surface of the electrode. The combination of the materials of the first and second coatings is preferably Au/Au, Au/Al, Zn/Cu, or Sn/Cu. The method further includes the step of bringing the first and second coatings into close contact with each other and heating them under pressure to form a metallic bond or intermetallic compound between the first and second coatings, thereby bonding the piezoelectric element and the electrode.Type: GrantFiled: March 30, 2001Date of Patent: April 1, 2003Assignee: Fujitsu LimitedInventors: Masayuki Kitajima, Yutaka Noda, Seiichi Shimoura, Toru Okada, Masanao Fujii, Kenji Iketaki, Hidehiko Kobayashi, Masakazu Takesue, Keiichi Yamamoto, Hisao Tanaka