Patents by Inventor Masaki Furuchi
Masaki Furuchi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20160105130Abstract: A semiconductor device includes first and second resistor groups, first and second switch groups, a register, and an amplifier. The first resistor group includes plural first resistors connected in series between a first terminal and an output of the amplifier. The first switch group includes plural first switches. Each of the first switches is connected between a corresponding one of the connection point between the first resistors and the inverting input terminal of the amplifier. The second resistor group includes plural second resistors connected in series between a second terminal of the amplifier and a reference voltage source. The second switch group includes plural second switches. Each of the second switches is connected between a corresponding one of the connection point between the second resistors and a positive input terminal of the amplifier. The register selects each of first and second switches.Type: ApplicationFiled: October 19, 2015Publication date: April 14, 2016Applicant: RENESAS ELECTRONICS CORPORATIONInventor: Masaki FURUCHI
-
Patent number: 9197148Abstract: A semiconductor device includes first and second resistor groups, first and second switch groups, a register, and an amplifier. The first resistor group includes plural first resistors connected in series between a first terminal and an output of the amplifier. The first switch group includes plural first switches. Each of the first switches is connected between a corresponding one of the connection point between the first resistors and the inverting input terminal of the amplifier. The second resistor group includes plural second resistors connected in series between a second terminal of the amplifier and a reference voltage source. The second switch group includes plural second switches. Each of the second switches is connected between a corresponding one of the connection point between the second resistors and a positive input terminal of the amplifier. The register selects each of first and second switches.Type: GrantFiled: April 1, 2014Date of Patent: November 24, 2015Assignee: Renesas Electronics CorporationInventor: Masaki Furuchi
-
Publication number: 20140312818Abstract: A semiconductor device includes first and second resistor groups, first and second switch groups, a register, and an amplifier. The first resistor group includes plural first resistors connected in series between a first terminal and an output of the amplifier. The first switch group includes plural first switches. Each of the first switches is connected between a corresponding one of the connection point between the first resistors and the inverting input terminal of the amplifier. The second resistor group includes plural second resistors connected in series between a second terminal of the amplifier and a reference voltage source. The second switch group includes plural second switches. Each of the second switches is connected between a corresponding one of the connection point between the second resistors and a positive input terminal of the amplifier. The register selects each of first and second switches.Type: ApplicationFiled: April 1, 2014Publication date: October 23, 2014Applicant: Renesas Electronics CorporationInventor: Masaki FURUCHI
-
Patent number: 8139385Abstract: In an inverter control circuit for controlling an inverter circuit, when an analog signal from the inverter circuit is amplified and converted from analog to digital, a timing at which a gain of an amplifier is switched is securely detected, and the gain is switched. An inverter control circuit includes: a timer circuit for generating a PWM signal with which an electric conductive state of a switch device of an inverter circuit is controlled; an amplifier for amplifying and outputting an analog signal generated with a load electric current of the inverter circuit; and a gain control circuit for controlling the switching of the gain of the amplifier in synchronization with an output change timing of the PWM signal.Type: GrantFiled: October 14, 2008Date of Patent: March 20, 2012Assignee: Renesas Electronics CorporationInventor: Masaki Furuchi
-
Publication number: 20090097287Abstract: In an inverter control circuit for controlling an inverter circuit, when an analog signal from the inverter circuit is amplified and converted from analog to digital, a timing at which a gain of an amplifier is switched is securely detected, and the gain is switched. An inverter control circuit includes: a timer circuit for generating a PWM signal with which an electric conductive state of a switch device of an inverter circuit is controlled; an amplifier for amplifying and outputting an analog signal generated with a load electric current of the inverter circuit; and a gain control circuit for controlling the switching of the gain of the amplifier in synchronization with an output change timing of the PWM signal.Type: ApplicationFiled: October 14, 2008Publication date: April 16, 2009Applicant: NEC Electronics CorporationInventor: Masaki Furuchi
-
Patent number: 6121813Abstract: A delay circuit which resists noise present in the power supply or ground includes a waveform modification circuit for varying the rise and fall of inputted pulse signals, and a switch for connecting a power supply and an output terminal when the voltage of the modified waveform exceeds the threshold value related to the power supply voltage. The waveform modification circuit includes a voltage control circuit for varying the output voltage of the waveform modification circuit in accordance with changes in the voltage of the power supply. To reshape a waveform, an input signal is compared with the power supply voltage as a reference value, and the input signal and power supply voltage are switched in accordance with the comparison results. The voltage control circuit changes the output of the waveform modification circuit in accordance with the changes in the reference when noise contained in the power supply voltage is applied to the output of the waveform modification circuit.Type: GrantFiled: February 6, 1998Date of Patent: September 19, 2000Assignee: NEC CorporationInventor: Masaki Furuchi
-
Patent number: 5767719Abstract: A delay circuit comprising at least one capacitor with one electrode thereof is connected to a fixed potential, a signal transmission line, and at least one switch means between the other electrode of the capacitor and the signal transmission line. The switch means makes electrical connection or disconnection between the capacitor and the signal transmission line in accordance with an actual supply voltage value.Type: GrantFiled: July 16, 1996Date of Patent: June 16, 1998Assignee: NEC CorporationInventors: Masaki Furuchi, Masahiko Hirai
-
Patent number: 5721516Abstract: A CMOS inverter capable of reducing a through current therein including an E-type PMOS transistor, an E-type NMOS transistor and a D-type NMOS transistor. In the E-type PMOS transistor, the gate and the drain are connected to input and output terminals. In the E-type NMOS transistor, the gate and the drain are connected to the input and the output terminals and the source to the ground. In the D-type NMOS transistor, the source is connected to the source of the E-type PMOS transistor, the gate to the ground, and the drain to a power source.Type: GrantFiled: September 12, 1996Date of Patent: February 24, 1998Assignee: NEC CorporationInventor: Masaki Furuchi