Patents by Inventor Masamoto Tago
Masamoto Tago has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9125311Abstract: A hollow sealing structure includes a substrate, an element part provided on a first surface of the substrate, a cap that covers the element part, and a resin layer that covers the cap. The substrate includes a positioning part positioning the cap. The cap includes a fixation part being arranged at the positioning part and fixing the cap on the substrate. The resin layer is connected to the positioning part and the fixation part.Type: GrantFiled: September 21, 2012Date of Patent: September 1, 2015Assignee: NEC CorporationInventors: Takashi Ueda, Masamoto Tago
-
Patent number: 8916976Abstract: First semiconductor element 1 being buried in first insulating material 2; second semiconductor element 5 being covered by second insulating material 6; connection electrode 4 being buried in first insulating material 2 arranged between circuit surface of first semiconductor element 1 and circuit surface of second semiconductor element 5; external connection terminal 8 being arranged on lower surface of first insulating material 2 facing in the same direction as lower surface of first semiconductor element 1 opposite to circuit surface thereof; connection electrode 4 forming a part of path for electrically connecting circuit surface of first semiconductor element 1 and circuit surface of second semiconductor element 5 to each other; first semiconductor element 1 and external connection terminal 8 being electrically connected to each other by way of wire 3 and via 7 passing through region of insulating layer other than region thereof burying connection electrode 4.Type: GrantFiled: March 21, 2008Date of Patent: December 23, 2014Assignee: Renesas Electronics CorporationInventors: Masamoto Tago, Yoichiro Kurita
-
Patent number: 8791544Abstract: [Problem to be Solved] A semiconductor element having fine pitch electrodes is mounted on a substrate at low cost without reducing the number of input-output terminals. [Solution] Electrodes 1 for electrical connection and first inductors 2, arranged between the electrodes 1 in a manner neighboring the electrodes 1, for electromagnetic coupling are arranged on one main surface of the semiconductor element 3. On a substrate 5, second inductors 4 for electromagnetically coupling with the first inductors 2 are arranged in positions corresponding to the first inductors 2. The semiconductor element 3 is mounted on the substrate 5 so that the first and second inductors 2 and 4 face each other. Only desired input/output signals among input/output signals of the semiconductor element 3 are inputted or outputted from the external electrodes 11 of the substrate 5 in a manner being transmitted contactlessly by electromagnetic coupling between the first and second inductors 2 and 4 without going through the electrodes 1.Type: GrantFiled: June 23, 2010Date of Patent: July 29, 2014Assignee: NEC CorporationInventor: Masamoto Tago
-
Publication number: 20140166352Abstract: A hollow sealing structure includes a substrate, an element part provided on a first surface of the substrate, a cap that covers the element part, and a resin layer that covers the cap. The substrate includes a positioning part positioning the cap. The cap includes a fixation part being arranged at the positioning part and fixing the cap on the substrate. The resin layer is connected to the positioning part and the fixation part.Type: ApplicationFiled: September 21, 2012Publication date: June 19, 2014Applicant: NEC CorporationInventors: Takashi Ueda, Masamoto Tago
-
Patent number: 8570056Abstract: A semiconductor inspection apparatus comprising: a plurality of wafer stages, provided independently for each of a plurality of laminated semiconductor wafers, that directly or indirectly secure the corresponding semiconductor wafers and that possess a mechanism for positioning the corresponding semiconductor wafers; and a probe card, arranged outside or in between the plurality of laminated semiconductor wafers so as to face the semiconductor wafers, that transmits a signal or power to the plurality of semiconductor wafers.Type: GrantFiled: February 26, 2009Date of Patent: October 29, 2013Assignee: NEC CorporationInventors: Yoshio Kameda, Masamoto Tago, Yoshihiro Nakagawa, Koichiro Noguchi
-
Patent number: 8536890Abstract: A semiconductor inspecting device comprises a probe card for transmitting a signal or power supply to semiconductor wafers having one or more subject chips formed therein, and is constituted such that the first semiconductor wafer faces the first face of the probe card and such that the second semiconductor wafer faces the second face of the probe card on the opposite side of the first face. The probe card includes one or more inspecting chips, which can perform non-contact transmissions with the first subject chip in the first semiconductor wafer and the second subject chip in the second semiconductor wafer.Type: GrantFiled: February 5, 2009Date of Patent: September 17, 2013Assignee: NEC CorporationInventors: Yoshio Kameda, Masamoto Tago, Yoshihiro Nakagawa, Koichiro Noguchi
-
Patent number: 8513810Abstract: There is provided a semiconductor device and a manufacturing method therefor, the semiconductor device requiring flip-chip mounting of a fine pitch electrode, wherein the fine electrode is easily manufactured, resin sealing is not required, and reliability can be improved. In the semiconductor device, one or more LSI chips (1), having an insulating layer (3) surface and an electrode (2) surface on one side, and a substrate (4), having an insulating layer (6) surface and an electrode (5) surface on one side, are bonded by having surfaces of the electrodes and surfaces of the insulating layers face each other via a bonding layer (7) made in a thin film form, in a region excluding the surfaces of the electrodes (2, 5) and the surfaces of the insulating layers (3, 6) in areas surrounding the electrodes.Type: GrantFiled: July 29, 2009Date of Patent: August 20, 2013Assignee: NEC CorporationInventor: Masamoto Tago
-
Publication number: 20120098089Abstract: [Problem to be Solved] A semiconductor element having fine pitch electrodes is mounted on a substrate at low cost without reducing the number of input-output terminals. [Solution] Electrodes 1 for electrical connection and first inductors 2, arranged between the electrodes 1 in a manner neighboring the electrodes 1, for electromagnetic coupling are arranged on one main surface of the semiconductor element 3. On a substrate 5, second inductors 4 for electromagnetically coupling with the first inductors 2 are arranged in positions corresponding to the first inductors 2. The semiconductor element 3 is mounted on the substrate 5 so that the first and second inductors 2 and 4 face each other. Only desired input/output signals among input/output signals of the semiconductor element 3 are inputted or outputted from the external electrodes 11 of the substrate 5 in a manner being transmitted contactlessly by electromagnetic coupling between the first and second inductors 2 and 4 without going through the electrodes 1.Type: ApplicationFiled: June 23, 2010Publication date: April 26, 2012Inventor: Masamoto Tago
-
Publication number: 20120018726Abstract: A semiconductor wafer in which a plurality of regions, designed to become semiconductor chips are provided in a matrix array with interposition of a dicing line(s) respectively separating the regions. The semiconductor wafer comprises: a plurality of test pads provided in an area(s) of the semiconductor wafer disposed between the semiconductor chips, inclusive of the dicing line(s); an inter-test pad interconnect(s) provided in parallel with the test pads in the area(s) of the semiconductor wafer disposed between the regions to become semiconductor chips; the inter-test pad interconnect(s) being connected to the test pads; and an inter-chip interconnect that interconnects at least two of the regions designed to become semiconductor chips; the inter-test pad interconnect being electrically connected to the inter-chip interconnect.Type: ApplicationFiled: March 23, 2010Publication date: January 26, 2012Inventors: Yoshihiro Nakagawa, Koichi Nose, Koichiro Noguchi, Masamoto Tago, Shinichi Uchida, Yoshiyuki Sato
-
Publication number: 20110115092Abstract: There is provided a semiconductor device and a manufacturing method therefor, the semiconductor device requiring flip-chip mounting of a fine pitch electrode, wherein the fine electrode is easily manufactured, resin sealing is not required, and reliability can be improved. In the semiconductor device, one or more LSI chips (1), having an insulating layer (3) surface and an electrode (2) surface on one side, and a substrate (4), having an insulating layer (6) surface and an electrode (5) surface on one side, are bonded by having surfaces of the electrodes and surfaces of the insulating layers face each other via a bonding layer (7) made in a thin film form, in a region excluding the surfaces of the electrodes (2, 5) and the surfaces of the insulating layers (3, 6) in areas surrounding the electrodes.Type: ApplicationFiled: July 29, 2009Publication date: May 19, 2011Inventor: Masamoto Tago
-
Publication number: 20100321054Abstract: A semiconductor inspecting device comprises a probe card for transmitting a signal or power supply to semiconductor wafers having one or more subject chips formed therein, and is constituted such that the first semiconductor wafer faces the first face of the probe card and such that the second semiconductor wafer faces the second face of the probe card on the opposite side of the first face. The probe card includes one or more inspecting chips, which can perform non-contact transmissions with the first subject chip in the first semiconductor wafer and the second subject chip in the second semiconductor wafer.Type: ApplicationFiled: February 5, 2009Publication date: December 23, 2010Inventors: Yoshio Kameda, Masamoto Tago, Yoshihiro Nakagawa, Koichiro Noguchi
-
Patent number: 7793818Abstract: A highly reliable semiconductor chip electrode structure allowing control of interface reaction of bonding sections even in the case of using two- or three-element solder used conventionally is disclosed. A solder alloy making layer for preventing dissolving and diffusion of tin into tin-based lead free solder is thinly formed on a UBM layer. The tin-based solder is supplied in solder paste or solder ball form. A combined solder alloy layer composed of a combination of intermetallic compounds, one of tin and the solder alloy making layer, and one of tin and the UBM layer, is formed by heating and melting.Type: GrantFiled: September 23, 2009Date of Patent: September 14, 2010Assignee: NEC CorporationInventors: Masamoto Tago, Tomohiro Nishiyama, Tetuya Tao, Kaoru Mikagi
-
Publication number: 20100194423Abstract: Provided is a semiconductor testing apparatus which can perform batch test of semiconductor wafers. In the semiconductor testing apparatus, an LSI apparatus for conducting a test and which provided with a circuit and an electrode for transmitting noncontact signals, and a probe card to which a contact-type probe pin is attached are separately arranged. The semiconductor testing apparatus is provided with a recognition unit for precisely aligning the electrodes of the LSI apparatus for conducting a test, the LSI wafer to be tested and the probe card. The LSI apparatus for conducting a test and a probe pin of the probe card are mounted on a stage or a pressurizing head, and contact can be made to sandwich an LSI wafer to be tested, from both the front surface and the rear surface of the LSI wafer to be tested at the same time.Type: ApplicationFiled: September 26, 2008Publication date: August 5, 2010Inventors: Masamoto Tago, Yoshihiro Nakagawa
-
Patent number: 7749888Abstract: A columnar bump formed of copper etc. is formed on a wiring film of a semiconductor chip through an interconnected film and an adhesive film in a wafer unit by electrolytic plating in which package formation is possible. An oxidation prevention film is formed of such as gold on an upper surface or a part of the upper surface and side surface. A wet prevention film of such as an oxide film is formed on the columnar bump side as needed. If this bump is soldered to the pad on a packaging substrate, solder gets wet in the whole region of the columnar bump upper surface and only a part of the side surface. Stabilized and reliable junction form can be thus formed. Moreover, since the columnar bump does not fuse, the distance between a semiconductor board and a packaging board is not be narrowed by solder.Type: GrantFiled: October 1, 2008Date of Patent: July 6, 2010Assignee: NEC CorporationInventors: Tomohiro Nishiyama, Masamoto Tago
-
Patent number: 7728439Abstract: The reliabilities of a wiring substrate and a semiconductor apparatus are improved by reducing the internal stress caused by the difference of thermal expansion coefficients between a base substrate and a semiconductor chip. A wiring layer (5) is provided on one surface of a silicon base (3). An electrode as the uppermost layer of the wiring layer (5) is provided with an external bonding bump (7). A through-electrode (4) is formed in the base (3) for electrically connecting the wiring layer (5) and an electrode terminal. The electrode terminal on the chip mounting surface is bonded to an electrode terminal of a semiconductor chip (1) by an internal bonding bump (6). The thermal expansion coefficient of the silicon base (3) is equivalent to that of the semiconductor chip (1) and not more than that of the wiring layer (5).Type: GrantFiled: November 21, 2003Date of Patent: June 1, 2010Assignee: NEC CorporationInventors: Tomohiro Nishiyama, Masamoto Tago
-
Patent number: 7692287Abstract: A wiring board (20A) includes a first wiring portion (10A) having a plurality of wiring layers (1) and external connecting bumps (5), and at least one second wiring portion (15A) having a plurality of contact plugs (14). The second wiring portion is integrated with the first wiring portion such that each terminal (14a) of the second wiring portion is in direct contact with one of the wiring layers of the first wiring portion. Hence, there is no risk to produce an internal stress caused by the diffused component of the solder bump in the junction portion between the second and first wiring portions. Accordingly, even when a semiconductor chip (30) of a low-k material is highly integrated on the wiring board, a highly reliable semiconductor device (50) can be obtained.Type: GrantFiled: May 18, 2005Date of Patent: April 6, 2010Assignee: NEC CorporationInventor: Masamoto Tago
-
Publication number: 20100015796Abstract: A highly reliable semiconductor chip electrode structure allowing control of interface reaction of bonding sections even in the case of using two- or three-element solder used conventionally is disclosed. A solder alloy making layer for preventing dissolving and diffusion of tin into tin-based lead free solder is thinly formed on a UBM layer. The tin-based solder is supplied in solder paste or solder ball form. A combined solder alloy layer composed of a combination of intermetallic compounds, one of tin and the solder alloy making layer, and one of tin and the UBM layer, is formed by heating and melting.Type: ApplicationFiled: September 23, 2009Publication date: January 21, 2010Applicant: NEC CorporationInventors: Masamoto Tago, Tomohiro Nishiyama, Tetuya Tao, Kaoru Mikagi
-
Patent number: 7611041Abstract: A highly reliable semiconductor chip electrode structure allowing control of interface reaction of bonding sections even in the case of using two- or three-element solder used conventionally is disclosed. A solder alloy making layer for preventing dissolving and diffusion of tin into tin-based lead free solder is thinly formed on a UBM layer. The tin-based solder is supplied in solder paste or solder ball form. A combined solder alloy layer composed of a combination of intermetallic compounds, one of tin and the solder alloy making layer, and one of tin and the UBM layer, is formed by heating and melting.Type: GrantFiled: August 30, 2007Date of Patent: November 3, 2009Assignee: NEC CorporationInventors: Masamoto Tago, Tomohiro Nishiyama, Tetuya Tao, Kaoru Mikagi
-
Patent number: 7525189Abstract: A wiring board (20) includes a first wiring portion (10) having a plurality of wiring layers (1) and a plurality of external connecting bumps (5), and a second wiring portion (15) integrated with the first wiring portion in the direction of thickness. The thermal expansion coefficient of the second wiring portion is made smaller than that of the first wiring portion, and equal to that of a semiconductor chip (30) to be mounted on the wiring board. This suppresses the internal stress resulting from the thermal expansion coefficient difference between the semiconductor chip and wiring board, and increases the reliability of a semiconductor device (50) obtained by mounting the semiconductor chip on the wiring board. The sizes of the opposing surfaces of the first and second wiring portions are also made equal.Type: GrantFiled: May 18, 2005Date of Patent: April 28, 2009Assignee: NEC CorporationInventor: Masamoto Tago
-
Publication number: 20090035893Abstract: A columnar bump formed of copper etc. is formed on a wiring film of a semiconductor chip through an interconnected film and an adhesive film in a wafer unit by electrolytic plating in which package formation is possible. An oxidation prevention film is formed of such as gold on an upper surface or a part of the upper surface and side surface. A wet prevention film of such as an oxide film is formed on the columnar bump side as needed. If this bump is soldered to the pad on a packaging substrate, solder gets wet in the whole region of the columnar bump upper surface and only a part of the side surface. Stabilized and reliable junction form can be thus formed. Moreover, since the columnar bump does not fuse, the distance between a semiconductor board and a packaging board is not be narrowed by solder.Type: ApplicationFiled: October 1, 2008Publication date: February 5, 2009Applicant: NEC CORPORATIONInventors: Tomohiro NISHIYAMA, Masamoto TAGO