Patents by Inventor Masashi Sakai
Masashi Sakai has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11955598Abstract: A solid electrolyte material according to the present disclosure is represented by the chemical formula Li6?4b+ab(Zr1?aMa)bX6 (I). M denotes at least one element selected from the group consisting of Al, Ga, Bi, Sc, Sm, and Sb, X denotes at least one halogen element, and the two mathematical formulae 0<a<1 and 0<b<1.5 are satisfied.Type: GrantFiled: December 12, 2020Date of Patent: April 9, 2024Assignee: PANASONIC INTELLECTUAL PROPERTY MANAGEMENT CO., LTD.Inventors: Masashi Sakaida, Yusuke Nishio, Tetsuya Asano, Akihiro Sakai, Akinobu Miyazaki
-
Publication number: 20240108719Abstract: The present invention provides novel antigens of an allergy to shrimp, methods and kits for diagnosing an allergy to shrimp, pharmaceutical compositions comprising such an antigen, shrimps or processed products of shrimp in which such an antigen is eliminated, and a tester composition for determining the presence or absence of a shrimp antigen in an object of interest. The present invention also relates to polypeptides comprising an epitope of an antigen, kits, compositions and methods for diagnosing an allergy, comprising such a polypeptide, pharmaceutical compositions comprising such a polypeptide, and raw materials or processed products in which an antigen comprising such a polypeptide is eliminated or reduced. The present invention further relates to a tester composition for determining the presence or absence of an antigen in an object of interest.Type: ApplicationFiled: September 21, 2023Publication date: April 4, 2024Applicant: HOYU CO., LTD.Inventors: Kayoko Matsunaga, Akiko Yagami, Masashi Nakamura, Naoshi Shimojo, Nayu Sato, Yuji Aoki, Tomomi Sakai
-
Patent number: 11948794Abstract: Provided is a method of manufacturing a silicon carbide epitaxial wafer appropriate for suppressing an occurrence of a triangular defect. A method of manufacturing a silicon carbide epitaxial wafer includes: an etching process of etching a surface of a silicon carbide substrate at a first temperature using etching gas including H2; a process of flattening processing of flattening the surface etched in the etching process, at a second temperature using gas including H2 gas, first Si supply gas, and first C supply gas; and an epitaxial layer growth process of performing an epitaxial growth on the surface flattened in the process of flattening processing, at a third temperature using gas including second Si supply gas and second C supply gas, wherein the first temperature T1, the second temperature T2, and the third temperature T3 satisfy T1>T2>T3.Type: GrantFiled: April 27, 2021Date of Patent: April 2, 2024Assignee: Mitsubishi Electric CorporationInventors: Masashi Sakai, Takuma Mizobe, Takuyo Nakamura
-
Publication number: 20240106735Abstract: The time taken from an occurrence of an anomaly related to network connection to a change of a transmission path of a frame is shortened as compared with a conventional art. Communication system includes controller and a plurality of slaves each including third input and output port and fourth input and output port. Slave includes detector and slave transmission control part. Detector detects an anomaly related to connection of third input and output port and an anomaly related to connection of fourth input and output port. When detector detects the anomaly, slave transmission control part attempts to transmit a disconnection node notification frame indicating that a change in a connection state is detected from third input and output port and fourth input and output port. The controller changes the transmission path of the normal frame in a case of receiving the disconnection node notification frame.Type: ApplicationFiled: December 20, 2021Publication date: March 28, 2024Inventors: HAYATA SAKAI, ATSUKI KYUHATA, MASASHI MISHIMA
-
Patent number: 11927859Abstract: A display device comprising a transistor and a display element over the transistor, wherein the transistor includes a gate electrode on an insulating surface, a gate insulating layer on the gate electrode, and source/drain electrodes on the oxide semiconductor layer and the gate insulating layer, each including a first conductive layer containing nitrogen and a second conductive layer on the first conductive layer, and an insulating layer contains oxygen on the oxide semiconductor layer and the source/drain electrodes.Type: GrantFiled: September 15, 2021Date of Patent: March 12, 2024Assignee: Japan Display Inc.Inventors: Masashi Tsubuku, Takeshi Sakai, Tatsuya Toda
-
Publication number: 20230253372Abstract: A semiconductor device includes a plurality of arms each including: a heat dissipation plate; a switching element; a metal terminal; and a sealing material, the metal terminals of the two specific arms adjacent to each other in the first direction has a first protruding portion which protrudes from a portion of the sealing material on one side in the second direction, the first protruding portion of one specific arm is arranged on a side closer to the other specific arm than a center portion in the first direction is, at the portion of the sealing material on the one side in the second direction, and the first protruding portion of the other specific arm is arranged on a side closer to the one specific arm than a center portion in the first direction is, at the portion of the sealing material on the one side in the second direction.Type: ApplicationFiled: August 22, 2022Publication date: August 10, 2023Inventors: Masashi SAKAI, Masakazu TANI
-
Patent number: 11694948Abstract: This semiconductor device includes: a plate-shaped heat dissipation plate; a plurality of switching elements joined to one surface of the heat dissipation plate; a first terminal located apart from the heat dissipation plate, extending in a direction away from the heat dissipation plate, and connected via first conductors to surfaces of the switching elements on a side opposite to the heat dissipation plate side; and a sealing member sealing the switching elements, the heat dissipation plate, and the first terminal. A cutout is provided at an outer periphery of the heat dissipation plate. A part of the first terminal on the heat dissipation plate side overlaps a cut-out area at the cutout as seen in a direction perpendicular to the one surface of the heat dissipation plate. A retracted portion retracted inward is formed at an outer periphery of another surface of the heat dissipation plate.Type: GrantFiled: October 20, 2021Date of Patent: July 4, 2023Assignee: Mitsubishi Electric CorporationInventor: Masashi Sakai
-
Publication number: 20220328384Abstract: This semiconductor device includes: a plate-shaped heat dissipation plate; a plurality of switching elements joined to one surface of the heat dissipation plate; a first terminal located apart from the heat dissipation plate, extending in a direction away from the heat dissipation plate, and connected via first conductors to surfaces of the switching elements on a side opposite to the heat dissipation plate side; and a sealing member sealing the switching elements, the heat dissipation plate, and the first terminal. A cutout is provided at an outer periphery of the heat dissipation plate. A part of the first terminal on the heat dissipation plate side overlaps a cut-out area at the cutout as seen in a direction perpendicular to the one surface of the heat dissipation plate. A retracted portion retracted inward is formed at an outer periphery of another surface of the heat dissipation plate.Type: ApplicationFiled: October 20, 2021Publication date: October 13, 2022Applicant: Mitsubishi Electric CorporationInventor: Masashi SAKAI
-
Publication number: 20220028688Abstract: Provided is a method of manufacturing a silicon carbide epitaxial wafer appropriate for suppressing an occurrence of a triangular defect. A method of manufacturing a silicon carbide epitaxial wafer includes: an etching process of etching a surface of a silicon carbide substrate at a first temperature using etching gas including H2; a process of flattening processing of flattening the surface etched in the etching process, at a second temperature using gas including H2 gas, first Si supply gas, and first C supply gas; and an epitaxial layer growth process of performing an epitaxial growth on the surface flattened in the process of flattening processing, at a third temperature using gas including second Si supply gas and second C supply gas, wherein the first temperature T1, the second temperature T2, and the third temperature T3 satisfy T1>T2>T3.Type: ApplicationFiled: April 27, 2021Publication date: January 27, 2022Applicant: Mitsubishi Electric CorporationInventors: Masashi SAKAI, Takuma MIZOBE, Takuyo NAKAMURA
-
Patent number: 11233126Abstract: A SiC epitaxial wafer includes a SiC substrate and a SiC epitaxial layer disposed on the SiC substrate. The SiC epitaxial layer includes a high carrier concentration layer and two low carrier concentration layers having lower carrier concentration than the high carrier concentration layer, and being in contact with a top surface and a bottom surface of the high carrier concentration layer to sandwich the high carrier concentration layer. A difference in carrier concentration between the high carrier concentration layer and the low carrier concentration layers is 5×1014/cm3 or more and 2×1016/cm3 or less.Type: GrantFiled: December 18, 2019Date of Patent: January 25, 2022Assignee: Mitsubishi Electric CorporationInventors: Masashi Sakai, Yoichiro Mitani
-
Publication number: 20210010158Abstract: Provided are a silicon carbide epitaxial growth device capable of fostering epitaxial growth on a silicon carbide substrate. Mounting a wafer holder loaded with a silicon carbide substrate and a tantalum carbide member to a turntable in a susceptor, and supplying a growth gas, a doping gas, and a carrier gas into the susceptor by heating by induction heating coils placed around the susceptor, thereby epitaxial growth is fostered, and stable and proper device characteristics are obtained, moreover, the yield in a manufacturing step of the silicon carbide epitaxial wafer is significantly improved.Type: ApplicationFiled: April 29, 2020Publication date: January 14, 2021Applicant: Mitsubishi Electric CorporationInventors: Masashi SAKAI, Shinichiro KATSUKI, Kazuo KOBAYASHI, Yasunari HINO
-
Patent number: 10886184Abstract: The object is to provide a technique for enabling determination of an appropriate test condition. A test condition determining apparatus includes a map generating unit, a withstand voltage estimating unit, and a test condition determining unit. The map generating unit generates a wafer map relevant to a plurality of chips, based on measurement values of thicknesses and carrier concentrations of an epitaxial growth layer, and measurement results of crystal defects in the epitaxial growth layer and a substrate. The withstand voltage estimating unit estimates a withstand voltage of each of the chips based on the wafer map. The test condition determining unit determines a test condition of a test to be conducted on the chips, based on a result of the estimation made by the withstand voltage estimating unit.Type: GrantFiled: October 23, 2018Date of Patent: January 5, 2021Assignee: Mitsubishi Electric CorporationInventors: Takuyo Nakamura, Masashi Sakai
-
Publication number: 20200321437Abstract: A silicon carbide epitaxial wafer includes a silicon carbide substrate and silicon carbide epitaxial layers formed on the silicon carbide substrate. Each of the silicon carbide epitaxial layers has a triangular defect. The silicon carbide epitaxial layer each have a step inside the triangular defect in the surface morphology of the triangular defect.Type: ApplicationFiled: January 15, 2020Publication date: October 8, 2020Applicant: Mitsubishi Electric CorporationInventors: Masashi SAKAI, Yoichiro MITANI, Takuyo NAKAMURA
-
Publication number: 20200279922Abstract: A SiC epitaxial wafer includes a SiC substrate and a SiC epitaxial layer disposed on the SiC substrate. The SiC epitaxial layer includes a high carrier concentration layer and two low carrier concentration layers having lower carrier concentration than the high carrier concentration layer, and being in contact with a top surface and a bottom surface of the high carrier concentration layer to sandwich the high carrier concentration layer. A difference in carrier concentration between the high carrier concentration layer and the low carrier concentration layers is 5×1014/cm3 or more and 2×1016/cm3 or less.Type: ApplicationFiled: December 18, 2019Publication date: September 3, 2020Applicant: Mitsubishi Electric CorporationInventors: Masashi SAKAI, Yoichiro MITANI
-
Patent number: 10707075Abstract: A semiconductor wafer includes a silicon carbide substrate having a first carrier concentration, a carrier concentration transition layer, and an epitaxial layer provided on the carrier concentration transition layer, the epitaxial layer having a second carrier concentration, and the second carrier concentration being lower than the first carrier concentration. The carrier concentration transition layer has a concentration gradient in the thickness direction. The carrier concentration decreases as the film thickness increases from an interface between a layer directly below the carrier concentration transition layer and the carrier concentration transition layer, and the carrier concentration decreases at a lower rate of decrease as the film thickness of the carrier concentration transition layer increases.Type: GrantFiled: November 28, 2016Date of Patent: July 7, 2020Assignee: Mitsubishi Electric CorporationInventors: Kenichi Hamano, Akihito Ohno, Takuma Mizobe, Masashi Sakai, Yasuhiro Kimura, Yoichiro Mitani, Takashi Kanazawa
-
Publication number: 20200144053Abstract: A semiconductor wafer includes a silicon carbide substrate having a first carrier concentration, a carrier concentration transition layer, and an epitaxial layer provided on the carrier concentration transition layer, the epitaxial layer having a second carrier concentration, and the second carrier concentration being lower than the first carrier concentration. The carrier concentration transition layer has a concentration gradient in the thickness direction. The carrier concentration decreases as the film thickness increases from an interface between a layer directly below the carrier concentration transition layer and the carrier concentration transition layer, and the carrier concentration decreases at a lower rate of decrease as the film thickness of the carrier concentration transition layer increases.Type: ApplicationFiled: November 28, 2016Publication date: May 7, 2020Applicant: Mitsubishi Electric CorporationInventors: Kenichi HAMANO, Akihito OHNO, Takuma MIZOBE, Masashi SAKAI, Yasuhiro KIMURA, Yoichiro MITANI, Takashi KANAZAWA
-
Publication number: 20190221485Abstract: The object is to provide a technique for enabling determination of an appropriate test condition. A test condition determining apparatus includes a map generating unit, a withstand voltage estimating unit, and a test condition determining unit. The map generating unit generates a wafer map relevant to a plurality of chips, based on measurement values of thicknesses and carrier concentrations of an epitaxial growth layer, and measurement results of crystal defects in the epitaxial growth layer and a substrate. The withstand voltage estimating unit estimates a withstand voltage of each of the chips based on the wafer map. The test condition determining unit determines a test condition of a test to be conducted on the chips, based on a result of the estimation made by the withstand voltage estimating unit.Type: ApplicationFiled: October 23, 2018Publication date: July 18, 2019Applicant: Mitsubishi Electric CorporationInventors: Takuyo NAKAMURA, Masashi SAKAI
-
Patent number: 10084388Abstract: A power converter includes: a base conductor, an electrically heating member which is provided on the base conductor, a noise reduction capacitor of flat plate-shape in which via an insulator, a plurality of first electrodes and second electrodes are alternately layered, on one surface, the first electrode in an outermost layer is exposed and on another surface, the second electrode in an outermost layer is exposed, a relay conductor which is electrically connected to other members from the electrically heating member via the noise reduction capacitor, and the second electrode in an outermost layer of the noise reduction capacitor is face-joined to a face of the base conductor at a side where the electrically heating member is provided and the first electrode in an outermost layer and the relay conductor are face-joined.Type: GrantFiled: June 12, 2015Date of Patent: September 25, 2018Assignee: Mitsubishi Electric CorporationInventors: Keita Takahashi, Kazuki Sakata, Yoshiyuki Deguchi, Takuto Yano, Mamoru Takikita, Kazutoshi Awane, Koji Nakajima, Takao Mitsui, Kosuke Nakano, Masayoshi Tamura, Masashi Sakai
-
Publication number: 20170194873Abstract: A power converter includes: a base conductor, an electrically heating member which is provided on the base conductor, a noise reduction capacitor of flat plate-shape in which via an insulator, a plurality of first electrodes and second electrodes are alternately layered, on one surface, the first electrode in an outermost layer is exposed and on another surface, the second electrode in an outermost layer is exposed, a relay conductor which is electrically connected to other members from the electrically heating member via the noise reduction capacitor, and the second electrode in an outermost layer of the noise reduction capacitor is face-joined to a face of the base conductor at a side where the electrically heating member is provided and the first electrode in an outermost layer and the relay conductor are face-joined.Type: ApplicationFiled: June 12, 2015Publication date: July 6, 2017Applicant: Mitsubishi Electric CorporationInventors: Keita TAKAHASHI, Kazuki SAKATA, Yoshiyuki DEGUCHI, Takuto YANO, Mamoru TAKIKITA, Kazutoshi AWANE, Koji NAKAJIMA, Takao MITSUI, Kosuke NAKANO, Masayoshi TAMURA, Masashi SAKAI
-
Publication number: 20170040166Abstract: A manufacturing method for manufacturing a silicon carbide epitaxial wafer includes: introducing a cleaning gas into a growth furnace to remove dendrite-like polycrystal of silicon carbide attached to an inner wall of the growth furnace; after introducing the cleaning gas, bringing a silicon carbide substrate in the growth furnace; and growing a silicon carbide epitaxial layer on the silicon carbide substrate by introducing a processing gas into the growth furnace to manufacture a silicon carbide epitaxial wafer, wherein the cleaning gas having fluid energy of 1.6E?4 [J] or higher is introduced into the growth furnace.Type: ApplicationFiled: April 5, 2016Publication date: February 9, 2017Applicant: Mitsubishi Electric CorporationInventors: Akihito OHNO, Masashi SAKAI, Yoichiro MITANI, Takahiro YAMAMOTO, Yasuhiro KIMURA, Takuma MIZOBE, Nobuyuki TOMITA