Patents by Inventor Masato Noborio
Masato Noborio has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230369483Abstract: A semiconductor device includes multiple connecting regions having a second conductivity type and disposed in a cell section and a boundary section. The connecting regions are located between bottom regions and a body region in a thickness direction of a semiconductor layer, in contact with the bottom regions and the body region, and repeatedly arranged at intervals at least in one direction so that a drift region is disposed between the connecting regions.Type: ApplicationFiled: March 14, 2023Publication date: November 16, 2023Inventors: Mariko HANASATO, Masato NOBORIO, Yohei IWAHASHI
-
Publication number: 20230282705Abstract: A semiconductor device includes a substrate, a drift layer of a first conductivity type, a first electrode, a second electrode, a plurality of gate electrodes, and a plurality of repeat regions of a second conductivity type. When center lines respectively passing through centers of the gate electrodes in an arrangement direction of the gate electrodes and extending in a thickness direction of the substrate are defined as cell center lines, a distance between adjacent two of the cell center lines is defined as a cell pitch, center lines respectively passing through centers of the repeat regions in the arrangement direction are defined as repeat center lines, and a distance between adjacent two of the repeat center lines in the arrangement direction is defined as a repeat pitch, the cell pitch is different from the repeat pitch.Type: ApplicationFiled: February 22, 2023Publication date: September 7, 2023Inventors: MASATO NOBORIO, TOMOFUMI NIIBAYASHI, JUN SAITO
-
Publication number: 20230106733Abstract: A semiconductor device includes: an active region having a semiconductor element and a surface electrode provided by a wiring electrode material and connected to the semiconductor element on a side adjacent to a surface of a semiconductor chip; and a pad arrangement region having a pad provided by the wiring electrode material. The pad arrangement region overlaps the active region in a direction normal to the surface of the semiconductor chip. In a part where the pad arrangement region and the active region overlap, the pad is disposed on the surface electrode through an isolation insulating film so that the wiring electrode material is in two layers to provide a double-layer wiring electrode structure. In a part of the active region without overlapping the pad arrangement region, the surface electrode has a single-layer wiring electrode structure composed of a single layer of the wiring electrode material.Type: ApplicationFiled: September 16, 2022Publication date: April 6, 2023Inventors: Masato NOBORIO, Yoshitaka KATO, Takeshi ENDO
-
Publication number: 20230065815Abstract: A semiconductor device has a cell region formed with a semiconductor element and an outer peripheral region surrounding the cell region. The outer peripheral region includes a guard ring part having a plurality of guard rings of the second conductivity-type, and a plurality of guard ring column regions of the second conductivity-type. Each of the guard rings is disposed in a surface layer portion of the drift layer and has a frame shape surrounding the cell region. The guard ring column regions are extended from the guard rings toward the substrate. Each of the guard ring column regions has a width smaller than a width of each of the guard rings in a direction along a planar direction of the substrate in a predetermined cross-section defined along the cell region and the outer peripheral region. At least two guard ring column regions are provided for each guard ring.Type: ApplicationFiled: July 22, 2022Publication date: March 2, 2023Inventor: Masato NOBORIO
-
Publication number: 20220059657Abstract: In a semiconductor device, a source region is made of an epitaxial layer so as to reduce variation in thickness of a base region and variation in a threshold value. Outside of a cell part, a side surface of a gate trench is inclined relative to a normal direction to a main surface of a substrate, as compared with a side surface of a gate trench in the cell part that is provided by the epitaxial layer of the source region being in contact with the base region.Type: ApplicationFiled: November 8, 2021Publication date: February 24, 2022Inventors: MASATO NOBORIO, TAKEHIRO KATO, YUSUKE YAMASHITA
-
Patent number: 11233147Abstract: A semiconductor device includes an inversion type semiconductor element including: a semiconductor substrate; a first conductive type layer formed on the semiconductor substrate; an electric field blocking layer formed on the first conductive type layer and including a linear shaped portion; a JFET portion formed on the first conductive type layer and having a linear shaped portion; a current dispersion layer formed on the electric field blocking layer and the JFET portion; a deep layer formed on the electric field blocking layer and the JFET portion; a base region formed on the current dispersion layer and the deep layer; a source region formed on the base region; trench gate structures including a gate trench, a gate insulation film, and a gate electrode, and arranged in a stripe shape; an interlayer insulation; a source electrode; and a drain electrode formed on a back surface side of the semiconductor substrate.Type: GrantFiled: January 17, 2020Date of Patent: January 25, 2022Assignee: DENSO CORPORATIONInventors: Masato Noborio, Jun Saito, Yukihiko Watanabe
-
Patent number: 10964809Abstract: A semiconductor device comprises: a cell region that includes a semiconductor element; an outer peripheral region that surrounds an outer periphery of the cell region; a substrate that has a front surface and a back surface, and is made of a semiconductor of a first or second conductivity type; a first conductivity layer that is formed on the front surface of the substrate and made of the semiconductor of the first conductivity type having a lower impurity concentration than impurity concentration of the substrate; a first electrode that is provided on an opposite side of the substrate across the first conductivity layer, the first electrode being provided in the semiconductor element; and a second electrode that is placed toward the back surface of the substrate, the second electrode being provided in the semiconductor element.Type: GrantFiled: March 12, 2020Date of Patent: March 30, 2021Assignee: DENSO CORPORATIONInventors: Masato Noborio, Masayasu Ishiko, Jun Saito
-
Publication number: 20200235239Abstract: A semiconductor device includes an inversion type semiconductor element including: a semiconductor substrate; a first conductive type layer formed on the semiconductor substrate; an electric field blocking layer formed on the first conductive type layer and including a linear shaped portion; a JFET portion formed on the first conductive type layer and having a linear shaped portion; a current dispersion layer formed on the electric field blocking layer and the JFET portion; a deep layer formed on the electric field blocking layer and the JFET portion; a base region formed on the current dispersion layer and the deep layer; a source region formed on the base region; trench gate structures including a gate trench, a gate insulation film, and a gate electrode, and arranged in a stripe shape; an interlayer insulation; a source electrode; and a drain electrode formed on a back surface side of the semiconductor substrate.Type: ApplicationFiled: January 17, 2020Publication date: July 23, 2020Inventors: Masato NOBORIO, Jun SAITO, Yukihiko WATANABE
-
Publication number: 20200227549Abstract: A semiconductor device comprises: a cell region that includes a semiconductor element; an outer peripheral region that surrounds an outer periphery of the cell region; a substrate that has a front surface and a back surface, and is made of a semiconductor of a first or second conductivity type; a first conductivity layer that is formed on the front surface of the substrate and made of the semiconductor of the first conductivity type having a lower impurity concentration than impurity concentration of the substrate; a first electrode that is provided on an opposite side of the substrate across the first conductivity layer, the first electrode being provided in the semiconductor element; and a second electrode that is placed toward the back surface of the substrate, the second electrode being provided in the semiconductor element.Type: ApplicationFiled: March 12, 2020Publication date: July 16, 2020Inventors: Masato NOBORIO, Masayasu ISHIKO, Jun SAITO
-
Publication number: 20140175459Abstract: A SiC semiconductor device includes: a semiconductor switching element having: a substrate, a drift layer and a base region stacked in this order; a source region and a contact region in the base region; a trench extending from a surface of the source region to penetrate the base region; a gate electrode on a gate insulating film in the trench; a source electrode electrically coupled with the source region and the base region; a drain electrode on a back side of the substrate; and multiple deep layers in an upper portion of the drift layer deeper than the trench. Each deep layer has upper and lower portions. A width of the upper portion is smaller than the lower portion.Type: ApplicationFiled: February 6, 2012Publication date: June 26, 2014Applicants: TOYOTA JIDOSHA KABUSHIKI KAISHA, DENSO CORPORATIONInventors: Kensaku Yamamoto, Masato Noborio, Hideo Matsuki, Hidefumi Takaya, Masahiro Sugimoto, Narumasa Soejima, Tsuyoshi Ishikawa, Yukihiko Watanabe
-
Publication number: 20120319136Abstract: A SiC device includes an inversion type MOSFET having: a substrate, a drift layer, and a base region stacked in this order; source and contact regions in upper portions of the base region; a trench penetrating the source and base regions; a gate electrode on a gate insulating film in the trench; a source electrode coupled with the source and base region; a drain electrode on a back of the substrate; and multiple deep layers in an upper portion of the drift layer deeper than the trench. Each deep layer has an impurity concentration distribution in a depth direction, and an inversion layer is provided in a portion of the deep layer on the side of the trench under application of the gate voltage.Type: ApplicationFiled: February 6, 2012Publication date: December 20, 2012Applicants: TOYOTA JIDOSHA KABUSHIKI KAISHA, DENSO CORPORATIONInventors: Masato Noborio, Kensaku Yamamoto, Hideo Matsuki, Hidefumi Takaya, Masahiro Sugimoto, Narumasa Soejima, Tsuyoshi Ishikawa, Yukihiko Watanabe