Patents by Inventor Masayuki Hamada
Masayuki Hamada has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11979654Abstract: A portable information device includes: an image sensor; a position information acquisition portion that outputs position information; an orientation sensor; and a display that displays an image of an object output from the image sensor and displays relevant information on the object, the relevant information on the object being obtained based on at least measurement data from the position information acquisition portion and the orientation sensor.Type: GrantFiled: March 28, 2023Date of Patent: May 7, 2024Assignee: NIKON CORPORATIONInventors: Hideya Inoue, Toru Iwaoka, Michiko Noborisaka, Masayuki Hatori, Tomohide Hamada
-
Publication number: 20230294161Abstract: A pressed article includes a main body, a recess portion, a pin, and a groove portion. The main body has a plate shape. The recess portion is provided in a first surface of the main body facing one side in a plate thickness direction of the main body. The pin is provided at a position corresponding to the recess portion on a side of a second surface opposite to the first surface of the main body, is formed to have an outer shape smaller than that of the recess portion when viewed in the plate thickness direction of the main body, and protrudes in the plate thickness direction of the main body. The groove portion is recessed from the second surface of the main body toward the first surface and is provided to surround at least a part of the periphery of the pin.Type: ApplicationFiled: May 22, 2023Publication date: September 21, 2023Inventors: Hiroshi SHOHARA, Kosuke NIIMI, Masayuki HAMADA
-
Patent number: 8710569Abstract: A semiconductor device includes a semiconductor substrate including a DRAM portion and a logic portion thereon, an interlayer film covering the DRAM portion and logic portion of the semiconductor substrate, and plural contact plugs formed in the interlayer film in the DRAM portion and the logic portion, the plural contact plugs being in contact with a metal suicide layer on a highly-doped region of source and drain regions of first, second and third transistors in the DRAM portion and the logic portion, an interface between the plural contact plugs and the metal silicide layer being formed at a main surface in the DRAM portion and the logic portion.Type: GrantFiled: January 5, 2012Date of Patent: April 29, 2014Assignee: Renesas Electronics CorporationInventors: Ken Inoue, Masayuki Hamada
-
Patent number: 8610219Abstract: In a DRAM-incorporated semiconductor device (SOC) which has a DRAM section and a logic section being formed on one and the same substrate, with the object of providing, with low cost, a SOC having necessary and sufficient characteristics in the DRAM section, while attaining higher-speed performance of the whole elements, silicide is formed at least on all the surfaces of the source-drain regions (10) and the gate surfaces (6) of transistors in the DRAM section and the logic section, concurrently in one and the same step.Type: GrantFiled: July 29, 2004Date of Patent: December 17, 2013Assignee: Renesas Electronics CorporationInventors: Ken Inoue, Masayuki Hamada
-
Publication number: 20120104481Abstract: A semiconductor device includes a semiconductor substrate including a DRAM portion and a logic portion thereon, an interlayer film covering the DRAM portion and logic portion of the semiconductor substrate, and plural contact plugs formed in the interlayer film in the DRAM portion and the logic portion, the plural contact plugs being in contact with a metal suicide layer on a highly-doped region of source and drain regions of first, second and third transistors in the DRAM portion and the logic portion, an interface between the plural contact plugs and the metal silicide layer being formed at a main surface in the DRAM portion and the logic portion.Type: ApplicationFiled: January 5, 2012Publication date: May 3, 2012Applicant: Renesas Electronics CorporationInventors: Ken Inoue, Masayuki Hamada
-
Patent number: 8101986Abstract: In a DRAM-incorporated semiconductor device (SOC) which has a DRAM section and a logic section being formed on one and the same substrate, with the object of providing, with low cost, a SOC having necessary and sufficient characteristics in the DRAM section, while attaining higher-speed performance of the whole elements, silicide is formed at least on all the surfaces of the source-drain regions (10) and the gate surfaces (6) of transistors in the DRAM section and the logic section, concurrently in one and the same step.Type: GrantFiled: January 7, 2005Date of Patent: January 24, 2012Assignee: Renesas Electronics CorporationInventors: Ken Inoue, Masayuki Hamada
-
Patent number: 7327622Abstract: A semiconductor device includes: a first sense amplifier; a first bit line coupled to the first sense amplifier; a second bit line disposed next to the first bit line and electrically coupled to a constant-voltage source; and a first reference cell, including: a first transistor having a source and a drain, one of which is coupled to the first bit line; a second transistor, having a source and a drain, one of which is coupled to the second bit line, and the other coupled to the other of the source and drain of the first transistor, which is not coupled to the bit line BL1a; and a capacitance C1 having electrodes, one of which is coupled to the other of the source and the drain of the first transistor, and the other of the source and the drain of Tr2.Type: GrantFiled: March 29, 2006Date of Patent: February 5, 2008Assignee: NEC Electronics CorporationInventor: Masayuki Hamada
-
Publication number: 20060221669Abstract: A semiconductor device includes: a first sense amplifier; a first bit line coupled to the first sense amplifier; a second bit line disposed next to the first bit line and electrically coupled to a constant-voltage source; and a first reference cell, including: a first transistor having a source and a drain, one of which is coupled to the first bit line; a second transistor, having a source and a drain, one of which is coupled to the second bit line, and the other coupled to the other of the source and drain of the first transistor, which is not coupled to the bit line BL1a; and a capacitance C1 having electrodes, one of which is coupled to the other of the source and the drain of the first transistor, and the other of the source and the drain of Tr2.Type: ApplicationFiled: March 29, 2006Publication date: October 5, 2006Applicant: NEC ELECTRONICS CORPORATIONInventor: Masayuki Hamada
-
Publication number: 20050116273Abstract: In a DRAM-incorporated semiconductor device (SOC) which has a DRAM section and a logic section being formed on one and the same substrate, with the object of providing, with low cost, a SOC having necessary and sufficient characteristics in the DRAM section, while attaining higher-speed performance of the whole elements, silicide is formed at least on all the surfaces of the source-drain regions (10) and the gate surfaces (6) of transistors in the DRAM section and the logic section, concurrently in one and the same step.Type: ApplicationFiled: January 7, 2005Publication date: June 2, 2005Applicant: NEC Electronics CorporationInventors: Ken Inoue, Masayuki Hamada
-
Publication number: 20050009258Abstract: In a DRAM-incorporated semiconductor device (SOC) which has a DRAM section and a logic section being formed on one and the same substrate, with the object of providing, with low cost, a SOC having necessary and sufficient characteristics in the DRAM section, while attaining higher-speed performance of the whole elements, silicide is formed at least on all the surfaces of the source-drain regions (10) and the gate surfaces (6) of transistors in the DRAM section and the logic section, concurrently in one and the same step.Type: ApplicationFiled: July 29, 2004Publication date: January 13, 2005Applicant: NEC Electronics CorporationInventors: Ken Inoue, Masayuki Hamada
-
Patent number: 6815281Abstract: In a DRAM-incorporated semiconductor device (SOC) which has a DRAM section and a logic section being formed on one and the same substrate, with the object of providing, with low cost, a SOC having necessary and sufficient characteristics in the DRAM section, while attaining higher-speed performance of the whole elements, silicide is formed at least on all the surfaces of the source-drain regions (10) and the gate surfaces (6) of transistors in the DRAM section and the logic section, concurrently in one and the same step.Type: GrantFiled: September 22, 2000Date of Patent: November 9, 2004Assignee: NEC Electronics CorporationInventors: Ken Inoue, Masayuki Hamada
-
Patent number: 6544840Abstract: A semiconductor memory device includes a capacitive insulating film and an upper electrode formed at the inner surface of the cylindrical lower electrode to form a capacitive cell. Near the capacitive cell, a groove with the same depth as that of the capacitive cell is formed and electric conductive layers are formed at the inner surface thereof. The electric conductive layer and upper electrode are connected by the upper electrode extending part. At the bottom of the groove, the upper electrode contact is connected to the electric conductive layer.Type: GrantFiled: March 4, 2002Date of Patent: April 8, 2003Assignee: NEC CorporationInventors: Mitsunari Sukekawa, Takeshi Watanabe, Akira Hoshino, Masayuki Hamada
-
Patent number: 6469337Abstract: A semiconductor memory device includes a capacitive insulating film and an upper electrode formed at the inner surface of the cylindrical lower electrode to form a capacitive cell. Near the capacitive cell, a groove with the same depth as that of the capacitive cell is formed and electric conductive layers are formed at the inner surface thereof. The electric conductive layer and upper electrode are connected by the upper electrode extending part. At the bottom of the groove, the upper electrode contact is connected to the electric conductive layer.Type: GrantFiled: April 7, 2000Date of Patent: October 22, 2002Assignee: NEC CorporationInventors: Mitsunari Sukekawa, Takeshi Watanabe, Akira Hoshino, Masayuki Hamada
-
Publication number: 20020079529Abstract: A capacitive insulating film and an upper electrode are formed at the inner surface of the cylindrical lower electrode to form a capacitive cell. Near the capacitive cell, a groove with the same depth as that of the capacitive cell is formed and electric conductive layers are formed at the inner surface thereof. The electric conductive layer and upper electrode are connected by the upper electrode extending part, and at the bottom inside the groove, the upper electrode contact is connected to the electric conductive layer.Type: ApplicationFiled: March 4, 2002Publication date: June 27, 2002Inventors: Mitsunari Sukekawa, Takeshi Watanabe, Akira Hoshino, Masayuki Hamada
-
Patent number: 6403404Abstract: The present invention provides a method of selectively forming a silicide layer on a logic region of a semiconductor substrate which has an integration of a memory cell region and the logic region.Type: GrantFiled: April 11, 2000Date of Patent: June 11, 2002Assignee: NEC CorporationInventor: Masayuki Hamada
-
Patent number: 6380049Abstract: A method of manufacturing a semiconductor device, in which a contact alignment mark (18A) is formed in an interlayer insulating film (17), and a wiring alignment mark (19A) is formed above a gate alignment mark (15A) so that the size of the wiring alignment mark (19A) is slightly larger than the gate alignment mark (15A). At the same time, all the other alignment marks at the lower side are shielded by a shield film (19S). Opaque alignment mark and opaque shield film are formed to shield all the alignment marks at the lower side, whereby the alignment marks can be successively formed while stacked on one another.Type: GrantFiled: July 5, 2000Date of Patent: April 30, 2002Assignee: NEC CorporationInventors: Takehiko Hamada, Masayuki Hamada
-
Patent number: 6211059Abstract: A semiconductor device is manufactured in accordance with the following steps. A prospective lower interconnection layer is formed on a substrate, and is patterned to form a lower interconnection. A first nitride film is formed on the entire surface. A first interlevel insulating film is formed on the entire surface of the first nitride film. A prospective upper interconnection layer is formed on the first interlevel insulating film, and is patterned to form an upper interconnection. A second nitride film is formed on the entire surface. The second nitride film is removed by patterning where a contact reaching the lower interconnection is to be formed. A second interlevel insulating film is formed on the entire surface. A plurality of contact holes are formed simultaneously to have different depths and reach the first and second nitride films respectively formed on the lower and upper interconnections.Type: GrantFiled: October 29, 1999Date of Patent: April 3, 2001Assignee: NEC CorporationInventors: Ken Inoue, Masayuki Hamada
-
Patent number: 6133641Abstract: A contact alignment mark (18A) is provided in an interlayer insulating film (17), and a wiring alignment mark (19A) is formed above a gate alignment mark (15A) so that the size of the wiring alignment mark (19A) is slightly larger than the gate alignment mark (15A). At the same time, all the other alignment marks at the lower side are shielded by a shield film (19S). All the alignment marks at the lower side are shielded by the opaque alignment mark and the opaque shield film, whereby the alignment marks can be successively formed while stacked on one another.Type: GrantFiled: January 20, 1998Date of Patent: October 17, 2000Assignee: NEC CorporationInventors: Takehiko Hamada, Masayuki Hamada
-
Patent number: 5999880Abstract: To cancel an error in GPS wave propagation time and calculate a relative position of a car running nearby to the own car position with good accuracy, a relative car positioning system using car communication includes a car communication transceiver, a GPS receiving device, a GPS information transmission/reception device, and a relative positioning device. A relative position is determined by determining a GPS wave propagation time difference from a GPS satellite, a wave of which is received by the car running nearby and the own car in common. The difference between the data of GPS wave propagation time at the car running nearby and the data of GPS wave propagation time at the own car is calculated, and if the number of differences of the GPS wave propagation time is obtained by more than three pieces, a relative position of the car running nearby is calculated by solving simultaneous equations expression the relative position as an unknown quantity.Type: GrantFiled: November 18, 1997Date of Patent: December 7, 1999Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Tsuyoshi Okada, Hisashi Kurokawa, Masayuki Hamada
-
Patent number: 5972778Abstract: A method of fabricating a semiconductor device, including the steps of (a) forming a channel at a surface of a semiconductor substrate only in the center of a region X which physically and electrically isolates adjacent regions Y in each of which a device is to be fabricated, and (b) forming a silicon oxide layer over the region X for physically and electrically isolating the adjacent regions Y from each other. The method suppresses dimensional shift and occurrence of a stress, and further makes it difficult for the reverse narrow channel effect to occur only by adding the small number of additional steps thereto.Type: GrantFiled: December 17, 1996Date of Patent: October 26, 1999Assignee: NEC CorporationInventor: Masayuki Hamada