Patents by Inventor Masayuki Iketani
Masayuki Iketani has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6813202Abstract: A semiconductor integrated circuit device includes a plurality of memory cells, a first voltage generating circuit for generating a first voltage, a second voltage generating circuit for generating a second voltage lower than the first voltage and a switching circuit for changing over the first and second voltages in response to a control signal so as to output the first and second voltages to the memory cells in a normal operation mode and a data retention test mode, respectively.Type: GrantFiled: July 16, 2003Date of Patent: November 2, 2004Assignee: Renesas Technology Corp.Inventor: Masayuki Iketani
-
Publication number: 20040120196Abstract: A semiconductor integrated circuit device includes a plurality of memory cells, a first voltage generating circuit for generating a first voltage, a second voltage generating circuit for generating a second voltage lower than the first voltage and a switching circuit for changing over the first and second voltages in response to a control signal so as to output the first and second voltages to the memory cells in a normal operation mode and a data retention test mode, respectively.Type: ApplicationFiled: July 16, 2003Publication date: June 24, 2004Applicant: RENESAS TECHNOLOGY CORP.Inventor: Masayuki Iketani
-
Patent number: 6229365Abstract: At the last stage of a level converter that provides an internal signal to an internal signal output node, MOS transistors that are rendered conductive alternatively are provided as current source transistors. These additional MOS transistors are selectively rendered conductive according to the voltage level of, for example, a bonding pad. The charging/discharging current towards the internal node can be adjusted. Accordingly, the rising time and falling time of the internal signal can be constantly made equal. Thus an input/output circuit that can provide a signal at a proper timing even when the operating environment such as the system power supply voltage changes can be implemented.Type: GrantFiled: December 1, 1997Date of Patent: May 8, 2001Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Masayuki Iketani, Shigeki Ohbayashi
-
Patent number: 5764573Abstract: A checking circuit is provided which electrically and selectively connects a pad to which an internal circuit is connected, to a reference potential source node, in accordance with a potential of a special pad, when activated. The checking circuit is activated when a burn-in mode detection signal is activated. By detecting a leak current of a pin terminal to which the pad connected to the circuit is electrically connected, the potential of the special pad, that is, set internal function, can be externally identified. Accordingly, a bonding option function of which internal function is set in accordance with the potential of the bonding pad, can be externally detected in a non-destructive manner.Type: GrantFiled: January 23, 1997Date of Patent: June 9, 1998Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Masayuki Iketani, Shigeki Ohbayashi
-
Patent number: 5703510Abstract: A power on reset circuit includes a transistor connected between a power supply node and a first node, a first capacitor connected between a ground node and a first node, a resistance element connected parallel to the first capacitor, a first CMOS inverter circuit having an input node connected to the first node and an output node connected to the second node, and a second CMOS inverter circuit having an input node connected to the second node and an output node connected to the first node. Preferably, the power on reset circuit further includes a second capacitor connected between the power supply node and the second node. In the power on reset circuit, when the power is turned off, the first capacitor is fully discharged by the resistance element. Therefore, a reset signal for initializing internal circuitry can be surely generated even when the power is again turned on.Type: GrantFiled: February 28, 1996Date of Patent: December 30, 1997Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Masayuki Iketani, Shigeki Ohbayashi
-
Patent number: 5659513Abstract: A delay circuit delays an internal write control signal by a prescribed time to a global write driver. The global write driver is enabled in response to the delayed write control signal received from the delay circuit, to drive a global write data bus in accordance with internal write data from an input buffer. A block write driver is enabled in response to an internal write control signal and a block selection signal, to drive a local write data bus in response to data on the global write data bus. A write gate connects a bit line to the local write data bus in response to a column selection signal. The delay circuit sets the output of the block write driver at a low level for a prescribed period, whereby a precharge potential of the bit line is reduced to reduce the potential amplitude of the bit line in data writing. An SRAM which operates at a high speed with an enlarged write recovery time margin is provided. SRAM also includes various arrangement for improving operating characteristics and reliability.Type: GrantFiled: September 11, 1995Date of Patent: August 19, 1997Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Toshihiko Hirose, Shigeki Ohbayashi, Setsu Kondo, Takashi Hayasaka, Yoshiyuki Fujino, Masayuki Iketani
-
Patent number: 5629900Abstract: A delay circuit delays an internal write control signal by a prescribed time to a global write driver. The global write driver is enabled in response to the delayed write control signal received from the delay circuit, to drive a global write data bus in accordance with internal write data from an input buffer. A block write driver is enabled in response to an internal write control signal and a block selection signal, to drive a local write data bus in response to data on the global write data bus. A write gate connects a bit line to the local write data bus in response to a column selection signal. The delay circuit sets the output of the block write driver at a low level for a prescribed period, whereby a precharge potential of the bit line is reduced to reduce the potential amplitude of the bit line in data writing. An SRAM which operates at a high speed with an enlarged write recovery time margin is provided. SRAM also includes various arrangement for improving operating characteristics and reliability.Type: GrantFiled: September 11, 1995Date of Patent: May 13, 1997Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Toshihiko Hirose, Shigeki Ohbayashi, Setsu Kondo, Takashi Hayasaka, Yoshiyuki Fujino, Masayuki Iketani
-
Patent number: 5544105Abstract: A delay circuit delays an internal write control signal by a prescribed time to a global write driver. The global write driver is enabled in response to the delayed write control signal received from the delay circuit, to drive a global write data bus in accordance with internal write data from an input buffer. A block write driver is enabled in response to an internal write control signal and a block selection signal, to drive a local write data bus in response to data on the global write data bus. A write gate connects a bit line to the local write data bus in response to a column selection signal. The delay circuit sets the output of the block write driver at a low level for a prescribed period, whereby a precharge potential of the bit line is reduced to reduce the potential amplitude of the bit line in data writing. An SRAM which operates at a high speed with an enlarged write recovery time margin is provided. SRAM also includes various arrangement for improving operating characteristics and reliability.Type: GrantFiled: July 7, 1994Date of Patent: August 6, 1996Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Toshihiko Hirose, Shigeki Ohbayashi, Setsu Kondo, Takashi Hayasaka, Yoshiyuki Fujino, Masayuki Iketani
-
Patent number: 5515326Abstract: A delay circuit delays an internal write control signal by a prescribed time to a global write driver. The global write driver is enabled in response to the delayed write control signal received from the delay circuit, to drive a global write data bus in accordance with internal write data from an input buffer. A block write driver is enabled in response to an internal write control signal and a block selection signal, to drive a local write data bus in response to data on the global write data bus. A write gate connects a bit line to the local write data bus in response to a column selection signal. The delay circuit sets the output of the block write driver at a low level for a prescribed period, whereby a precharge potential of the bit line is reduced to reduce the potential amplitude of the bit line in data writing. An SRAM which operates at a high speed with an enlarged write recovery time margin is provided. SRAM also includes various arrangement for improving operating characteristics and reliability.Type: GrantFiled: March 10, 1995Date of Patent: May 7, 1996Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Toshihiko Hirose, Shigeki Ohbayashi, Setsu Kondo, Takashi Hayasaka, Yoshiyuki Fujino, Masayuki Iketani
-
Patent number: 5506805Abstract: A delay circuit delays an internal write control signal by a prescribed time to a global write driver. The global write driver is enabled in response to the delayed write control signal received from the delay circuit, to drive a global write data bus in accordance with internal write data from an input buffer. A block write driver is enabled in response to an internal write control signal and a block selection signal, to drive a local write data bus in response to data on the global write data bus. A write gate connects a bit line to the local write data bus in response to a column selection signal. The delay circuit sets the output of the block write driver at a low level for a prescribed period, whereby a precharge potential of the bit line is reduced to reduce the potential amplitude of the bit line in data writing. An SRAM which operates at a high speed with an enlarged write recovery time margin is provided. SRAM also includes various arrangement for improving operating characteristics and reliability.Type: GrantFiled: March 10, 1995Date of Patent: April 9, 1996Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Toshihiko Hirose, Shigeki Ohbayashi, Setsu Kondo, Takashi Hayasaka, Yoshiyuki Fujino, Masayuki Iketani
-
Patent number: 5491655Abstract: A semiconductor memory device has a plurality of memory cells arranged in rows and columns, a plurality of pairs of complementary first and second bit lines arranged corresponding to respective columns and connecting memory cells on a corresponding column, first and second read data lines, and a plurality of pairs of first and second bipolar transistor provided for respective pairs of first and second bit lines. Each first bipolar transistor is coupled to the first read data line and each second bipolar transistor is coupled to the second read data line and a plurality of first switching circuits transfer potentials of the first and second bit lines to respective bases of corresponding first and second bipolar transistors. A reference line transmits a non-selection level voltage and a plurality of second switching circuits, operating complementary to the corresponding first switching circuits, transfer the non-selection level voltage to bases of corresponding first and second bipolar transistors.Type: GrantFiled: March 10, 1995Date of Patent: February 13, 1996Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Toshihiko Hirose, Shigeki Ohbayashi, Setsu Kondo, Takashi Hayasaka, Yoshiyuki Fujino, Masayuki Iketani
-
Patent number: 5188280Abstract: A technique for producing a chip mount type package or a TAB package with high reliability, without use of a flux which would cause environmental pollution or would hinder an enhancement of reliability, more particularly pertains to a method of irradiating bonding surfaces, for which a solder is used, and solder bump electrodes of a package with an atomic or ion energy beam, and bonding the bonding surfaces to each other under normal pressure (about 1 atm) in a continuous apparatus.Type: GrantFiled: December 23, 1991Date of Patent: February 23, 1993Assignees: Hitachi Ltd., Hitachi VLSI Engineering Corp.Inventors: Takashi Nakao, Yoshiaki Emoto, Koichiro Sekiguchi, Masayuki Iketani, Kunizo Sahara, Ikuo Yoshida, Akiomi Kohno, Masaya Horino, Hideaki Kamohara, Shouichi Irie, Hiroshi Akasaki, Kanji Otsuka
-
Patent number: 5090609Abstract: An invention relating to a technique for producing a chip mount type package or a TAB package with high reliability, without use of a flux which would cause environmental pollution or would hinder an enhancement of reliability, and more particularly pertaining to a method of irradiating bonding surfaces, for which a solder is used, and solder bump electrodes of a package with an atomic or ion energy beam and bonding the bonding surfaces to each other under normal pressure (about 1 atm) in a continuous apparatus.Type: GrantFiled: April 26, 1990Date of Patent: February 25, 1992Assignees: Hitachi, Ltd., Hitachi VLSI Engineering Corp.Inventors: Takashi Nakao, Yoshiaki Emoto, Koichiro Sekiguchi, Masayuki Iketani, Kunizo Sahara, Ikuo Yoshida, Akiomi Kohno, Masaya Horino, Hideaki Kamohara, Shouichi Irie, Hiroshi Akasaki, Kanji Otsuka