Patents by Inventor Masoud Ensafdaran
Masoud Ensafdaran has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20210021193Abstract: The disclosed technology can be used to convert direct-current voltage and current from an input to a different or the same voltage and current at an output. One example direct-current to direct-current (DC-DC) power converter includes a first switch connected between a source voltage and a first side of an inductor, a second switch connected between the first side of the inductor and a ground, a third switch connected between a second side of the inductor and the ground, and a fourth switch connected between the second side of the inductor and a capacitor. The power converter may further include a comparator configured to compare an output voltage at the capacitor to a threshold voltage and based on the result of the comparison selectively activate or deactivate the first, second, third, and fourth switches in a power cycle.Type: ApplicationFiled: October 1, 2020Publication date: January 21, 2021Inventors: Farsheed Mahmoudi, Hajir Hedayati, Masoud Ensafdaran, Bardia Pishdad, Monib Ahmed, Tamer Kafafi, Salem Emara
-
Patent number: 10811968Abstract: The disclosed technology can be used to convert direct-current voltage and current from an input to a different or the same voltage and current at an output. One example direct-current to direct-current (DC-DC) power converter includes a first switch connected between a source voltage and a first side of an inductor, a second switch connected between the first side of the inductor and a ground, a third switch connected between a second side of the inductor and the ground, and a fourth switch connected between the second side of the inductor and a capacitor. The power converter may further include a comparator configured to compare an output voltage at the capacitor to a threshold voltage and based on the result of the comparison selectively activate or deactivate the first, second, third, and fourth switches in a power cycle.Type: GrantFiled: January 4, 2019Date of Patent: October 20, 2020Assignee: ATLAZO, INC.Inventors: Farsheed Mahmoudi, Hajir Hedayati, Masoud Ensafdaran, Bardia Pishdad, Monib Ahmed, Tamer Kafafi, Salem Emara
-
Patent number: 10635130Abstract: Devices, methods, and systems are described that generate process, voltage and temperature tolerant clock generators, which can be used in low power and low cost applications. The clock generators eliminate the need for a crystal oscillator, are simple to implement, and can use a single frequency calibration step to initially tune the frequency to a reference frequency value, and to allow the clock generator to operate in the presence of process, voltage or temperature variations. One example clock circuit includes a voltage-controlled oscillator that provides a clock output, a gain circuit to receive a reference voltage as one input and a changeable voltage on another input. The clock circuit also includes a frequency-to-voltage convertor circuit that receives a reference current and produces the changeable voltage provided to gain circuit, while a ratio of the reference voltage to the reference current is constant.Type: GrantFiled: February 1, 2019Date of Patent: April 28, 2020Assignee: Atlazo, Inc.Inventor: Masoud Ensafdaran
-
Publication number: 20190296755Abstract: Certain aspects of the present disclosure provide methods and apparatus for performing background noise estimation using a circular histogram noise figure (CHNF) in an analog-to-digital converter (ADC) circuit with redundancy. The estimated noise may be used to reduce the noise (e.g., comparator noise) in the ADC circuit. One example ADC circuit generally includes at least one of a comparator or a digital-to-analog converter (DAC) and at least one digital feedback input. The at least one digital feedback input is coupled to the at least one of the comparator or the DAC and is configured to adjust at least one parameter of the at least one of the comparator or the DAC based on at least a portion of an output of the ADC circuit.Type: ApplicationFiled: March 26, 2018Publication date: September 26, 2019Inventors: Seyed Arash MIRHAJ, Masoud ENSAFDARAN, Lei SUN, Dinesh ALLADI
-
Publication number: 20190235566Abstract: Devices, methods, and systems are described that generate process, voltage and temperature tolerant clock generators, which can be used in low power and low cost applications. The clock generators eliminate the need for a crystal oscillator, are simple to implement, and can use a single frequency calibration step to initially tune the frequency to a reference frequency value, and to allow the clock generator to operate in the presence of process, voltage or temperature variations. One example clock circuit includes a voltage-controlled oscillator that provides a clock output, a gain circuit to receive a reference voltage as one input and a changeable voltage on another input. The clock circuit also includes a frequency-to-voltage convertor circuit that receives a reference current and produces the changeable voltage provided to gain circuit, while a ratio of the reference voltage to the reference current is constant.Type: ApplicationFiled: February 1, 2019Publication date: August 1, 2019Inventor: Masoud Ensafdaran
-
Publication number: 20190214906Abstract: The disclosed technology can be used to convert direct-current voltage and current from an input to a different or the same voltage and current at an output. One example direct-current to direct-current (DC-DC) power converter includes a first switch connected between a source voltage and a first side of an inductor, a second switch connected between the first side of the inductor and a ground, a third switch connected between a second side of the inductor and the ground, and a fourth switch connected between the second side of the inductor and a capacitor. The power converter may further include a comparator configured to compare an output voltage at the capacitor to a threshold voltage and based on the result of the comparison selectively activate or deactivate the first, second, third, and fourth switches in a power cycle.Type: ApplicationFiled: January 4, 2019Publication date: July 11, 2019Inventors: Farsheed Mahmoudi, Hajir Hedayati, Masoud Ensafdaran, Bardia Pishdad, Monib Ahmed, Tamer Kafafi, Salem Emara
-
Patent number: 10312927Abstract: Certain aspects of the present disclosure provide methods and apparatus for calibrating time-interleaved analog-to-digital converter (ADC) circuits and generating a suitable signal for such calibration. Certain aspects provide a signal generator for calibrating a time-interleaved ADC circuit having a plurality of channels. The signal generator generally includes a pattern generator configured to receive a periodic signal and to output a bitstream based on the periodic signal and a conversion circuit having an input coupled to an output of the pattern generator and configured to generate a waveform based on the bitstream. The bitstream has a bit pattern with a total number of bits that shares no common factor with a number of the channels and includes a relatively lower frequency component combined with a relatively higher frequency component.Type: GrantFiled: March 26, 2018Date of Patent: June 4, 2019Assignee: QUALCOMM IncorporatedInventors: Seyed Arash Mirhaj, Elias Dagher, Yongjian Tang, Dinesh Alladi, Masoud Ensafdaran, Lei Sun, Anand Meruva, Yuhua Guo, Balasubramanian Sivakumar
-
Patent number: 9473165Abstract: Reducing signal dependence for a reference voltage of a CDAC includes: splitting a decoupling capacitor into a plurality of capacitors smaller in size than a size of the decoupling capacitor; isolating at least one of the plurality of capacitors from a sampling buffer coupled to the reference voltage during a conversion phase; and supplying an appropriate amount of charge needed to replenish charge drawn by capacitors in the CDAC at each conversion step using a charge pump to pump in a dummy charge to the CDAC so that resulting configurations of the CDAC draw substantially similar amount of charge for each code change of the each conversion step.Type: GrantFiled: August 21, 2014Date of Patent: October 18, 2016Assignee: QUALCOMM IncorporatedInventors: Seyed Arash Mirhaj, Sameer Wadhwa, Dinesh Jagannath Alladi, Kentaro Yamamoto, Xiaoke Wen, Masoud Ensafdaran, Weihua Chen
-
Publication number: 20160056833Abstract: Reducing signal dependence for a reference voltage of a CDAC includes: splitting a decoupling capacitor into a plurality of capacitors smaller in size than a size of the decoupling capacitor; isolating at least one of the plurality of capacitors from a sampling buffer coupled to the reference voltage during a conversion phase; and supplying an appropriate amount of charge needed to replenish charge drawn by capacitors in the CDAC at each conversion step using a charge pump to pump in a dummy charge to the CDAC so that resulting configurations of the CDAC draw substantially similar amount of charge for each code change of the each conversion step.Type: ApplicationFiled: August 21, 2014Publication date: February 25, 2016Inventors: Seyed Arash Mirhaj, Sameer Wadhwa, Dinesh Jagannath Alladi, Kentaro Yamamoto, Xiaoke Wen, Masoud Ensafdaran, Weihua Chen
-
Patent number: 9100026Abstract: One feature pertains to a digitally controlled oscillator (DCO) that comprises a variable capacitor and noise reduction circuitry. The variable capacitor has a variable capacitance value that controls an output frequency of the DCO. The variable capacitance value is based on a first bank capacitance value provided by a first capacitor bank, a second bank capacitance value provided by a second capacitor bank, and an auxiliary bank capacitance value provided by an auxiliary capacitor bank. The noise reduction circuitry is adapted to adjust the variable capacitance value by adjusting the auxiliary bank capacitance value while maintaining at least one of the first bank capacitance value and/or the second bank capacitance value substantially unchanged. Prior to adjusting the variable capacitance value, the noise reduction circuitry may determine that a received input DCO control word transitions across a capacitor bank sensitive boundary.Type: GrantFiled: July 10, 2013Date of Patent: August 4, 2015Assignee: QUALCOMM IncorporatedInventors: Gary John Ballantyne, Bo Sun, Yi Tang, Zixiang Yang, Masoud Ensafdaran
-
Publication number: 20150015343Abstract: One feature pertains to a digitally controlled oscillator (DCO) that comprises a variable capacitor and noise reduction circuitry. The variable capacitor has a variable capacitance value that controls an output frequency of the DCO. The variable capacitance value is based on a first bank capacitance value provided by a first capacitor bank, a second bank capacitance value provided by a second capacitor bank, and an auxiliary bank capacitance value provided by an auxiliary capacitor bank. The noise reduction circuitry is adapted to adjust the variable capacitance value by adjusting the auxiliary bank capacitance value while maintaining at least one of the first bank capacitance value and/or the second bank capacitance value substantially unchanged. Prior to adjusting the variable capacitance value, the noise reduction circuitry may determine that a received input DCO control word transitions across a capacitor bank sensitive boundary.Type: ApplicationFiled: July 10, 2013Publication date: January 15, 2015Inventors: Gary John Ballantyne, Bo Sun, Yi Tang, Zixiang Yang, Masoud Ensafdaran