Patents by Inventor Mathew R. Arcoleo
Mathew R. Arcoleo has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6640266Abstract: A device generally comprising a memory array and a burst sequence generator. The memory array may be configured to store data. The burst sequence generator may be configured to generate a burst sequence in response to address information received by the device. The burst sequence may be configured to identify a plurality of locations for storing data in the memory array. The device may have a maximum operating current of 50 milliamps and/or a maximum standby current of about 25 microamps.Type: GrantFiled: March 23, 2001Date of Patent: October 28, 2003Assignee: Cypress Semiconductor Corp.Inventors: Mathew R. Arcoleo, Rajesh Manapat, Scott Harmel
-
Patent number: 6445645Abstract: A random access memory with a read port, a write port, a read/write control signal configured to control data transfer operations at the read port and/or the write port on both rising and falling transitions, and a first random access memory array configured to store and/or retrieve data at a first random address in the first random access memory array defined by one or more signals on a write address bus and/or a read address bus. One preferred embodiment further includes a write data register storing or latching data in response to a first transition of the read/write control signal, and the array storing data in response to a second transition of the read/write control signal. Other preferred embodiments further include an n·m-bits-wide input data bus coupling a set of data inputs to the write data register, and/or an n·m-bits-wide output data bus coupling the read data register to a set of data outputs, where n and m are each independently an integer >2.Type: GrantFiled: June 11, 2001Date of Patent: September 3, 2002Assignee: Cypress Semiconductor CorporationInventors: Mathew R. Arcoleo, Cathal G. Phelan, Ashish Pancholy, Simon J. Lovett
-
Publication number: 20020054535Abstract: A random access memory with a data input bus, a data output bus, a random access memory array configured to transfer data to random write addresses and from random read addresses in the random access memory array, an address bus providing the random read addresses and the random write addresses, and a first periodic signal configured to control data transfer operations (i) to the random access memory array in response to a first transition of the periodic signal and (ii) from the random access memory array in response to a second transition of the periodic signal, wherein the second transition of the periodic signal is complementary to the first transition of the periodic signal. One preferred embodiment further includes circuitry operable to write data into and read data from the random access memory array. Other preferred embodiments further include a write data register and/or a read data register. In a further embodiment, each of the data input bus and the data output bus is unidirectional.Type: ApplicationFiled: June 11, 2001Publication date: May 9, 2002Inventors: Mathew R. Arcoleo, Cathal G. Phelan, Ashish Pancholy, Simon J. Lovett
-
Patent number: 6385128Abstract: A random access memory with a data input bus, a data output bus, a random access memory array configured to transfer data to random write addresses and from random read addresses in the random access memory array, an address bus providing the random read addresses and the random write addresses, and a first periodic signal configured to control data transfer operations (i) to the random access memory array in response to a first transition of the periodic signal and (ii) from the random access memory array in response to a second transition of the periodic signal, wherein the second transition of the periodic signal is complementary to the first transition of the periodic signal. One preferred embodiment further includes circuitry operable to write data into and read data from the random access memory array. Other preferred embodiments further include a write data register and/or a read data register. In a further embodiment, each of the data input bus and the data output bus is unidirectional.Type: GrantFiled: June 11, 2001Date of Patent: May 7, 2002Assignee: Cypress Semiconductor Corp.Inventors: Mathew R. Arcoleo, Cathal G. Phelan, Ashish Pancholy, Simon J. Lovett
-
Patent number: 6360307Abstract: A memory device includes an address pipeline configured to receive a write address at a first time and to provide the write address to a memory array at a second time, corresponding to a time when write data associated with the write address is available to be written to the array. The address pipeline may include a series of registers arranged to receive the write address and to provide the write address to the memory array. In addition, the memory device may include a comparator coupled to the address pipeline. The comparator is configured to compare the write address to another address (e.g., a read address) received at the memory device. A bypass path to the array may be provided for read addresses received at the memory device. A data pipeline is configured to receive data destined for the memory device and to provide the data to the memory array. The data pipeline may include a data bypass path which does not include the memory array.Type: GrantFiled: June 18, 1998Date of Patent: March 19, 2002Assignee: Cypress Semiconductor CorporationInventors: Neil P. Raftery, Mathew R. Arcoleo
-
Publication number: 20010052045Abstract: A device generally comprising a memory array and a burst sequence generator. The memory array may be configured to store data. The burst sequence generator may be configured to generate a burst sequence in response to address information received by the device. The burst sequence may be configured to identify a plurality of locations for storing data in the memory array. The device may have a maximum operating current of 50 milliamps and/or a maximum standby current of about 25 microamps.Type: ApplicationFiled: March 23, 2001Publication date: December 13, 2001Applicant: CYPRESS SEMICONDUCTOR CORP.Inventors: Mathew R. Arcoleo, Rajesh Manapat, Scott Harmel
-
Publication number: 20010043506Abstract: A random access memory with a read port, a write port, a read/write control signal configured to control data transfer operations at the read port and/or the write port on both rising and falling transitions, and a first random access memory array configured to store and/or retrieve data at a first random address in the first random access memory array defined by one or more signals on a write address bus and/or a read address bus. One preferred embodiment further includes a write data register storing or latching data in response to a first transition of the read/write control signal, and the array storing data in response to a second transition of the read/write control signal. Other preferred embodiments further include an n.m-bits-wide input data bus coupling a set of data inputs to the write data register, and/or an n.m-bits-wide output data bus coupling the read data register to a set of data outputs, where n and m are each independently an integer >2.Type: ApplicationFiled: June 11, 2001Publication date: November 22, 2001Inventors: Mathew R. Arcoleo, Cathal G. Phelan, Ashish Pancholy, Simon J. Lovett
-
Patent number: 6262937Abstract: A random access memory with a data input bus, a data output bus, a random access memory array configured to transfer data to random write addresses and from random read addresses in the random access memory array, an address bus providing the random read addresses and the random write addresses, and a first periodic signal configured to control data transfer operations (i) to the random access memory array in response to a first transition of the periodic signal and (ii) from the random access memory array in response to a second transition of the periodic signal, wherein the second transition of the periodic signal is complementary to the first transition of the periodic signal. One preferred embodiment further includes circuitry operable to write data into and read data from the random access memory array. Other preferred embodiments further include a write data register and/or a read data register. In a further embodiment, each of the data input bus and the data output bus is unidirectional.Type: GrantFiled: January 27, 1999Date of Patent: July 17, 2001Assignee: Cypress Semiconductor Corp.Inventors: Mathew R. Arcoleo, Cathal G. Phelan, Ashish Pancholy, Simon J. Lovett
-
Patent number: 6262936Abstract: A random access memory with a read port, a write port, a read/write control signal configured to control data transfer operations at the read port and/or the write port on both rising and falling transitions, and a first random access memory array configured to store and/or retrieve data at a first random address in the first random access memory array defined by one or more signals on a write address bus and/or a read address bus. One preferred embodiment further includes a write data register storing or latching data in response to a first transition of the read/write control signal, and the array storing data in response to a second transition of the read/write control signal. Other preferred embodiments further include an n·m-bits-wide input data bus coupling a set of data inputs to the write data register, and/or an n·m-bits-wide output data bus coupling the read data register to a set of data outputs, where n and m are each independently an integer >2.Type: GrantFiled: January 27, 1999Date of Patent: July 17, 2001Assignee: Cypress Semiconductor Corp.Inventors: Mathew R. Arcoleo, Cathal G. Phelan, Ashish Pancholy, Simon J. Lovett
-
Patent number: 5963499Abstract: A memory array comprising a plurality of storage elements and a logic circuit. The memory array may be configured to (i) receive a plurality of input data streams, (ii) store each of the plurality of input data streams in one or more of the storage elements in response to a plurality of control signals and (iii) present a plurality of output data streams in response to the plurality of input data streams. The logic circuit may present the plurality of control signals in response to the fullness of each of the plurality of storage elements.Type: GrantFiled: February 5, 1998Date of Patent: October 5, 1999Assignee: Cypress Semiconductor Corp.Inventors: Raymond M. Leong, Derek Johnson, Mathew R. Arcoleo
-
Patent number: 5864506Abstract: An output buffer circuit of a semiconductor memory device can produce multiple output buffer drive strengths. An electronic system including a memory device in which such an output buffer circuit is implemented can include a mechanism for enabling the output buffer drive strength to be easily selected by a user of the memory device (such as an assembler of an electronic system including the memory device) from the multiple possible drive strengths. The invention thus enables a memory device to be easily configured to have an output buffer drive strength that is compatible with a wide variety of electrical loads to be driven by the output buffers of the memory device.Type: GrantFiled: January 14, 1998Date of Patent: January 26, 1999Assignee: Cypress Semiconductor CorporationInventors: Mathew R. Arcoleo, Raymond M. Leong, Derek R. Johnson
-
Patent number: 5852579Abstract: A Static Random Access Memory (SRAM) comprises an input/output pin and driver means connected to the input/output pin. The driver means are configured to drive the input/output pin to a voltage potential using a first current, and are further configured to hold the input/output pin at approximately the voltage potential using a second current. In one embodiment, the driver means may comprise a driver unit for driving the input/output pin to the voltage potential, a bus hold circuit for holding the input/output pin at the voltage potential and a control unit connected to the driver unit and the bus hold circuit. The control unit may activate and deactivate the driver unit and the bus hold circuit.Type: GrantFiled: June 19, 1997Date of Patent: December 22, 1998Assignee: Cypress Semiconductor CorporationInventors: Mathew R. Arcoleo, Raymond M. Leong, Derek Johnson, Jonathan F. Churchill
-
Patent number: 5732027Abstract: An output buffer circuit of a semiconductor memory device can produce multiple output buffer drive strengths. An electronic system including a memory device in which such an output buffer circuit is implemented can include a mechanism for enabling the output buffer drive strength to be easily selected by a user of the memory device (such as an assembler of an electronic system including the memory device) from the multiple possible drive strengths. The invention thus enables a memory device to be easily configured to have an output buffer drive strength that is compatible with a wide variety of electrical loads to be driven by the output buffers of the memory device.Type: GrantFiled: December 30, 1996Date of Patent: March 24, 1998Assignee: Cypress Semiconductor CorporationInventors: Mathew R. Arcoleo, Raymond M. Leong, Derek R. Johnson
-
Patent number: 5691654Abstract: A method of limiting or translating the voltages of input signals, and of generating output signals such that the input's high state and low state differ by a different voltage than the output's high and low state. The present invention also teaches a system comprising a level translator circuit having level translators controlled by an operational amplifier or by a Zener diode that regulates the voltage level on one side of the translators, the other side of the translators being regulated by an external power supply. The operational amplifier or Zener diode, in some embodiments of the present invention, ensures that the second side of the level translators are limited to a given reference voltage. Often, a resistor is connected to the Zener diode or to the output of the operational amplifier, and in some embodiments a resistor-capacitor network removes higher-frequency components from the voltage supply.Type: GrantFiled: December 14, 1995Date of Patent: November 25, 1997Assignee: Cypress Semiconductor Corp.Inventors: Gary W. Green, Mathew R. Arcoleo, Piyush Sevalia