Patents by Inventor Mathias Hellwig
Mathias Hellwig has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230333164Abstract: The present disclosure relates to an electronic instrument for analyzing a device-under-test, DUT, comprising: a digital signal generator configured to generate a test signal having a first frequency; a signal output unit which is connected to the DUT, wherein the signal output unit is configured to convert the test signal to an analog signal and to forward said signal to the DUT; a signal input unit which is connected to the DUT and which is configured to receive a DUT response signal which is based on the test signal, wherein the signal input unit is configured to digitalize the DUT response signal; a signal processing circuity configured to receive the digitalized DUT response signal and to downconvert said signal using the first frequency of the test signal; and an analyzing unit configured to analyze the downconverted DUT response signal in order to determine a transfer function, an impedance and/or a loop stability of the DUT.Type: ApplicationFiled: April 13, 2022Publication date: October 19, 2023Inventor: Mathias HELLWIG
-
Patent number: 11424842Abstract: A signal analysis method is described. The signal analysis method includes: receiving a time-and-value discrete input signal, the input signal being associated with a signal source; determining at least one jitter component of the input signal; determining a step response based on the input signal, the step response being associated with at least the signal source; determining a counter function based on the step response, the counter function being configured to cancel error terms in a finite-time transform of the step response to frequency domain; superposing the step response and the counter function, thereby obtaining a modified step response; and transforming the modified step response to frequency domain, thereby obtaining a transfer function being associated with at least the signal source. Further, a signal analysis module for analyzing a time-and-value discrete input signal being associated with a signal source is described.Type: GrantFiled: September 18, 2020Date of Patent: August 23, 2022Assignee: Rohde & Schwarz GmbH & Co. KGInventors: Andreas Maier, Mathias Hellwig
-
Publication number: 20220094452Abstract: A signal analysis method is described. The signal analysis method includes: receiving a time-and-value discrete input signal, the input signal being associated with a signal source; determining at least one jitter component of the input signal; determining a step response based on the input signal, the step response being associated with at least the signal source; determining a counter function based on the step response, the counter function being configured to cancel error terms in a finite-time transform of the step response to frequency domain; superposing the step response and the counter function, thereby obtaining a modified step response; and transforming the modified step response to frequency domain, thereby obtaining a transfer function being associated with at least the signal source. Further, a signal analysis module for analyzing a time-and-value discrete input signal being associated with a signal source is described.Type: ApplicationFiled: September 18, 2020Publication date: March 24, 2022Applicant: Rohde & Schwarz GmbH & Co. KGInventors: Andreas Maier, Mathias Hellwig
-
Patent number: 10965385Abstract: The present disclosure relates to a method of reducing a noise induced signal drift. The method comprises: receiving an input signal; recording a waveform of the input signal; and determining an antiderivative of the waveform by optimizing a derivative of the antiderivative to be determined and an absolute deviation of the antiderivative to be determined. Further, the present disclosure relates to a test instrument for analyzing an input signal.Type: GrantFiled: February 12, 2020Date of Patent: March 30, 2021Assignee: Rohde & Schwarz GmbH & Co. KGInventors: Mathias Hellwig, Bendix Koopmann
-
Patent number: 10110367Abstract: A system includes a first node that generates a first clock signal having a frequency, generates a plurality of data packets, modifies the data packets to include data indicative of time and phase information associated with the first node, and transmits the data packets. A second node receives the plurality of data packets and the first clock signal, determines the time and phase information based on the plurality of data packets, determines the frequency based on the first clock signal, and generates at least one of a second clock signal and a local time based on the time and phase information and the frequency of the first clock signal.Type: GrantFiled: March 13, 2013Date of Patent: October 23, 2018Assignee: Artesyn Embedded Computing, Inc.Inventor: Mathias Hellwig
-
Publication number: 20140056319Abstract: A system includes a first node that generates a first clock signal having a frequency, generates a plurality of data packets, modifies the data packets to include data indicative of time and phase information associated with the first node, and transmits the data packets. A second node receives the plurality of data packets and the first clock signal, determines the time and phase information based on the plurality of data packets, determines the frequency based on the first clock signal, and generates at least one of a second clock signal and a local time based on the time and phase information and the frequency of the first clock signal.Type: ApplicationFiled: March 13, 2013Publication date: February 27, 2014Applicant: EMERSON NETWORK POWER - EMBEDDED COMPUTING, INC.Inventor: Mathias HELLWIG
-
Patent number: 7116659Abstract: Data transmission memory (1) for the transmission of data packets between subscribers T with a pointer address memory (2) for storing chained subscriber-pointer address lists, comprising pointer addresses, for each subscriber; a plurality of subscriber state registers (12), which in each case store the state of an associated subscriber-pointer address list; a data memory (3) for storing data blocks which can be addressed by the pointer addresses; and with a memory controller (4) for controlling the pointer address memory (2) and the data memory (3).Type: GrantFiled: March 29, 2001Date of Patent: October 3, 2006Assignee: Infineon Technologies AGInventors: Jurij Beshenar, Mathias Hellwig
-
Patent number: 7020149Abstract: A method for operating a switching system for data packets includes providing a switching system having inputs and outputs, temporarily storing data packets at an input of the switching system where, when each data packet arrives, merely sending a message to an output of the switching system at the input and placing the message into a queue at the output. The method combines advantages of temporary storage at the input with the advantages of temporary storage at the output, without having to accept the disadvantages of one of such systems.Type: GrantFiled: July 27, 2000Date of Patent: March 28, 2006Assignee: Infineon Technologies AGInventors: Mathias Hellwig, Andreas Kirstädter
-
Patent number: 6931020Abstract: A method for switching a plurality of packet-oriented signals and an apparatus for performing the method includes supplying a signal to port units, each having ports, at one port, some ports, or all ports. A signal is connected from one port to another port of another unit by a central switching unit. Signal transmission therebetween is performed by transmission of data blocks. Each port unit ascertains the address information item for each packet supplied and uses the item to determine the appropriate receiving port unit. Each port unit stores the data packet in a buffer memory, compiles availability information and transmits it to the switching unit, which evaluates availability and ascertains further transmission without blocking occurring. The switching unit connects the necessary paths between the transmitting and receiving port units and transmits the packets/cells through the paths.Type: GrantFiled: July 27, 2000Date of Patent: August 16, 2005Assignee: Infineon Technologies AGInventors: Mathias Hellwig, Andreas Kirstädter
-
Publication number: 20020141410Abstract: Data transmission memory (1) for the transmission of data packets between subscribers T with a pointer address memory (2) for storing chained subscriber-pointer address lists, comprising pointer addresses, for each subscriber; a plurality of subscriber state registers (12), which in each case store the state of an associated subscriber-pointer address list; a data memory (3) for storing data blocks which can be addressed by the pointer addresses; and with a memory controller (4) for controlling the pointer address memory (2) and the data memory (3).Type: ApplicationFiled: March 29, 2001Publication date: October 3, 2002Applicant: Infineon Technologies AGInventors: Jurij Beshenar, Mathias Hellwig