Patents by Inventor Mathieu Thivin
Mathieu Thivin has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11889210Abstract: An electronic device includes a first array of image pixels having inputs coupled to first selection tracks and outputs coupled to first output tracks, a second array of test pixels having inputs coupled to second selection tracks and outputs coupled to the first output tracks, and a third array of test pixels having inputs coupled to the first selection tracks and outputs coupled to second output tracks. A processor is coupled to receive output signals on the first and second output tracks. The output signals from the test pixels of the second and third arrays are fixed at one or the other of only two values in the absence of a defect. The output signals received by the processor over the first and second output tracks are processed to determine presence or absence of a defect.Type: GrantFiled: January 13, 2022Date of Patent: January 30, 2024Assignee: STMicroelectronics (Grenoble 2) SASInventors: Jerome Chossat, Mathieu Thivin
-
Publication number: 20220247946Abstract: An electronic device includes a first array of image pixels having inputs coupled to first selection tracks and outputs coupled to first output tracks, a second array of test pixels having inputs coupled to second selection tracks and outputs coupled to the first output tracks, and a third array of test pixels having inputs coupled to the first selection tracks and outputs coupled to second output tracks. A processor is coupled to receive output signals on the first and second output tracks. The output signals from the test pixels of the second and third arrays are fixed at one or the other of only two values in the absence of a defect. The output signals received by the processor over the first and second output tracks are processed to determine presence or absence of a defect.Type: ApplicationFiled: January 13, 2022Publication date: August 4, 2022Applicant: STMicroelectronics (Grenoble 2) SASInventors: Jerome CHOSSAT, Mathieu THIVIN
-
Patent number: 10939094Abstract: An electronic device includes a voltage divider producing different reference voltages. Dummy pixels each are formed by a transfer gate transistor having a first conduction terminal coupled to a floating diffusion node, a second conduction terminal, and a control node coupled to a first gate signal line, a transmission gate coupled between one of the plurality of taps and the second conduction terminal of the transfer gate transistor, a floating diffusion capacitor coupled between the floating diffusion node and ground, a transistor having a first conduction terminal coupled to the floating diffusion node, a second conduction terminal, and a control terminal coupled to a second gate signal line, and a reset transistor having a first conduction terminal coupled to the upper reference voltage, a second conduction terminal coupled to the second conduction terminal of the transistor, and a control terminal coupled to a reset signal line.Type: GrantFiled: March 5, 2020Date of Patent: March 2, 2021Assignees: STMicroelectronics (Grenoble 2) SAS, STMicroelectronics Asia Pacific Pte LtdInventors: Lookah Chua, Jansen Reyes Duey, Tarek Lule, Mathieu Thivin
-
Publication number: 20200204794Abstract: An electronic device includes a voltage divider producing different reference voltages. Dummy pixels each are formed by a transfer gate transistor having a first conduction terminal coupled to a floating diffusion node, a second conduction terminal, and a control node coupled to a first gate signal line, a transmission gate coupled between one of the plurality of taps and the second conduction terminal of the transfer gate transistor, a floating diffusion capacitor coupled between the floating diffusion node and ground, a transistor having a first conduction terminal coupled to the floating diffusion node, a second conduction terminal, and a control terminal coupled to a second gate signal line, and a reset transistor having a first conduction terminal coupled to the upper reference voltage, a second conduction terminal coupled to the second conduction terminal of the transistor, and a control terminal coupled to a reset signal line.Type: ApplicationFiled: March 5, 2020Publication date: June 25, 2020Applicants: STMicroelectronics (Grenoble 2) SAS, STMicroelectronics Asia Pacific Pte LtdInventors: Lookah CHUA, Jansen Reyes DUEY, Tarek LULE, Mathieu THIVIN
-
Patent number: 10623728Abstract: An electronic device includes an array of image pixels, with the array of image pixels having inputs coupled to control lines and outputs coupled to output lines, and at least one array of dummy pixels, with the at least one array of dummy pixels having inputs coupled to the control lines. Each dummy pixel of the at least one array of dummy pixels is configured to provide a certain output signal in an absence of a fault with at least one of the control lines or of a fault with at least one of the output lines, such that a lack of output of the certain output signal by one or more of the dummy pixels of the at least one array of dummy pixels indicates the fault.Type: GrantFiled: July 3, 2019Date of Patent: April 14, 2020Assignees: STMicroelectronics (Grenoble 2) SAS, STMicroelectronics Asia Pacific Pte LtdInventors: Lookah Chua, Jansen Reyes Duey, Tarek Lule, Mathieu Thivin
-
Publication number: 20200014914Abstract: An electronic device includes an array of image pixels, with the array of image pixels having inputs coupled to control lines and outputs coupled to output lines, and at least one array of dummy pixels, with the at least one array of dummy pixels having inputs coupled to the control lines. Each dummy pixel of the at least one array of dummy pixels is configured to provide a certain output signal in an absence of a fault with at least one of the control lines or of a fault with at least one of the output lines, such that a lack of output of the certain output signal by one or more of the dummy pixels of the at least one array of dummy pixels indicates the fault.Type: ApplicationFiled: July 3, 2019Publication date: January 9, 2020Applicants: STMicroelectronics (Grenoble 2) SAS, STMicroelectronics Asia Pacific Ptd LtdInventors: Lookah CHUA, Jansen Reyes DUEY, Tarek LULE, Mathieu THIVIN
-
Patent number: 10229484Abstract: Tone mapping is applied to pixels of a digital image. A luminance value of a pixel is determined based on whether one or more pixel intensity values of a pixel in a color space are within a pixel saturation range. A pixel gain is determined based on the determined luminance value of the pixel, and the determined pixel gain is applied to the pixel. The luminance value may also or instead be determined based on whether one or more of the pixel intensity values is within a pixel black-out range. A weight may be employed to determine the luminance value.Type: GrantFiled: November 30, 2016Date of Patent: March 12, 2019Assignee: STMICROELECTRONICS (GRENOBLE 2) SASInventors: Grégory Roffet, Mathieu Thivin
-
Patent number: 10178359Abstract: Tone mapping is performed by digital image processing circuitry on a macro-pixel basis. A luminance value of a macro-pixel of a digital image in a color space is determined. The macro-pixel includes a plurality of individual pixels. Respective tone-mapping gain values of each pixel of the macro-pixel are determined based on the determined luminance value of the macro-pixel. The determined tone-mapping gains are applied to the respective pixels of the macro-pixel. The color space may be a CFA color space, such as a Bayer color space.Type: GrantFiled: April 1, 2016Date of Patent: January 8, 2019Assignee: STMICROELECTRONICS (GRENOBLE 2) SASInventors: Mathieu Thivin, Grégory Roffet
-
Patent number: 10068342Abstract: Digital image processing circuitry converts images in a color filter array (CFA) color space to images in a luminance-chrominance (YUV) 4:2:0 color space, and the images in the YUV 4:2:0 color space are processed by the digital image processing circuitry in the YUV 4:2:0 color space, for example, to apply noise filtering, etc. The converting includes simultaneously receiving pixel data defining a macro-pixel in the CFA color space. The processing in the YUV color space is applied on a macro-pixel level to the macro-pixel of the image in the YUV color space.Type: GrantFiled: April 1, 2016Date of Patent: September 4, 2018Assignee: STMICROELECTRONICS (GRENOBLE 2) SASInventors: Mathieu Thivin, Stephane Drouard
-
Publication number: 20180150946Abstract: Tone mapping is applied to pixels of a digital image. A luminance value of a pixel is determined based on whether one or more pixel intensity values of a pixel in a color space are within a pixel saturation range. A pixel gain is determined based on the determined luminance value of the pixel, and the determined pixel gain is applied to the pixel. The luminance value may also or instead be determined based on whether one or more of the pixel intensity values is within a pixel black-out range. A weight may be employed to determine the luminance value.Type: ApplicationFiled: November 30, 2016Publication date: May 31, 2018Inventors: Grégory Roffet, Mathieu Thivin
-
Patent number: 9898831Abstract: Digital image processing circuitry converts a macro-pixel of an image in a color filter array (CFA) color space to a macro-pixel in a luminance-chrominance (YUV) color space. Chrominance filtering is applied to chrominance components of the converted macro-pixel in the YUV color space, generating a filtered macro-pixel in the YUV color space. The filtered macro-pixel in the YUV color space is converted into a filtered macro-pixel in the CFA color space.Type: GrantFiled: April 1, 2016Date of Patent: February 20, 2018Assignee: STMICROELECTRONICS (GRENOBLE 2) SASInventors: Mathieu Thivin, Pierre-Francois Pugibet
-
Patent number: 9811920Abstract: A digital image processing circuit processes macro-pixels of a digital image. A gain control parameter of each pixel of the macro-pixel of the digital image is determined based on a location of the pixel in the digital image. Relative pixel positions of the pixels of the macro-pixel are determined, the relative pixel positions representing pixel positions with respect to color grids. A gain value of each pixel of the macro-pixel is determined based on the relative pixel positions. The gain values are modified based on the gain control parameters. The modified gains are applied to the pixels of the macro-pixel.Type: GrantFiled: April 1, 2016Date of Patent: November 7, 2017Assignee: STMICROELECTRONICS (GRENOBLE 2) SASInventors: Mathieu Thivin, Maurizio Colombo
-
Publication number: 20170287141Abstract: Digital image processing circuitry converts images in a color filter array (CFA) color space to images in a luminance-chrominance (YUV) 4:2:0 color space, and the images in the YUV 4:2:0 color space are processed by the digital image processing circuitry in the YUV 4:2:0 color space, for example, to apply noise filtering, etc. The converting includes simultaneously receiving pixel data defining a macro-pixel in the CFA color space. The processing in the YUV color space is applied on a macro-pixel level to the macro-pixel of the image in the YUV color space.Type: ApplicationFiled: April 1, 2016Publication date: October 5, 2017Inventors: Mathieu Thivin, Stephane Drouard
-
Publication number: 20170287149Abstract: Tone mapping is performed by digital image processing circuitry on a macro-pixel basis. A luminance value of a macro-pixel of a digital image in a color space is determined. The macro-pixel includes a plurality of individual pixels. Respective tone-mapping gain values of each pixel of the macro-pixel are determined based on the determined luminance value of the macro-pixel. The determined tone-mapping gains are applied to the respective pixels of the macro-pixel. The color space may be a CFA color space, such as a Bayer color space.Type: ApplicationFiled: April 1, 2016Publication date: October 5, 2017Inventors: Mathieu Thivin, Grégory Roffet
-
Publication number: 20170287148Abstract: A digital image processing circuit processes macro-pixels of a digital image. A gain control parameter of each pixel of the macro-pixel of the digital image is determined based on a location of the pixel in the digital image. Relative pixel positions of the pixels of the macro-pixel are determined, the relative pixel positions representing pixel positions with respect to color grids. A gain value of each pixel of the macro-pixel is determined based on the relative pixel positions. The gain values are modified based on the gain control parameters. The modified gains are applied to the pixels of the macro-pixel.Type: ApplicationFiled: April 1, 2016Publication date: October 5, 2017Inventors: Mathieu Thivin, Maurizio Colombo
-
Publication number: 20170287150Abstract: Digital image processing circuitry converts a macro-pixel of an image in a color filter array (CFA) color space to a macro-pixel in a luminance-chrominance (YUV) color space. Chrominance filtering is applied to chrominance components of the converted macro-pixel in the YUV color space, generating a filtered macro-pixel in the YUV color space. The filtered macro-pixel in the YUV color space is converted into a filtered macro-pixel in the CFA color space.Type: ApplicationFiled: April 1, 2016Publication date: October 5, 2017Inventors: Mathieu Thivin, Pierre-Francois Pugibet