Patents by Inventor Matthew A. Krygowski
Matthew A. Krygowski has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 5632013Abstract: A method and device for correcting hardware errors without loss of resources while maintaining continuous operation of the computer system. Same method and device can be used for repair or addition of hardware parts to this system. The method and device can operate in a fault tolerant system which allows continuous service during the occurrence of a hardware failure or while parts are being repaired or added to the system. The method and device also use Hamming code to detect and correct all hardware failures, particularly a soft-soft uncorrectable error and a special uncorrectable error or a SUE.Type: GrantFiled: July 11, 1996Date of Patent: May 20, 1997Assignee: International Business Machines CorporationInventors: Matthew A. Krygowski, Arthur J. Sutton
-
Patent number: 5630045Abstract: Fault tolerant systems allow continuous service during the occurrence of a hardware failure. To provide such service, usually dual copies of data are stored in case of a hardware failure affecting the original copy. This dual copying causes the system an overall performance degradation. The present invention discloses a device and method for performing parallel fetch and store commands, allowing multiple copying of data into storage without affecting the performance of the system. In one embodiment of the invention, a method is described utilizing a multiprocessor system having two system controllers (SCs) and a plurality of requestors defined as a plurality of central processors (CPs) and input-output (I/O) processors. Asymmetric structure is accomodated. Single and dual requests can be intermixed. Each requestor has access to both system controllers, allowing either controller to process a requestor issued command.Type: GrantFiled: December 6, 1994Date of Patent: May 13, 1997Assignee: International Business Machines CorporationInventors: Matthew A. Krygowski, Arthur J. Sutton
-
Patent number: 5479640Abstract: A memory access system for improving memory access when addressing dynamic random access modules (DRAMs). The memory access system includes a main memory and a memory controller. To improve memory access, both the memory controller and the main memory hardware remember the row address of the last access. Macro operation commands for fetch and store contain the last row address. The main memory hardware redrives that row address to the DRAMs after completion of an access, so that the memory controller need not provide a row address to the memory for each command of a command sequence.Type: GrantFiled: June 30, 1993Date of Patent: December 26, 1995Assignee: International Business Machines CorporationInventors: Frank P. Cartman, Brian W. Curran, Matthew A. Krygowski, Tin-Chee Lo, Sandy N. Luu, Sanjay B. Patel, William W. Shen
-
Patent number: 5274646Abstract: A method of automatically invoking a recoverable and fault tolerant implementation of the complemented/recomplemented (C/R) error correction method without the assistance of a service processor when an excessive error is detected in main storage (MS) by ECC logic circuits. An excessive error is not correctable by the ECC. These novel changes to the C/R method increase its effectiveness and protect the C/R hardware against random failure. Further, if an excessive error is corrected in a page in MS, an excessive error reporting process is provided for controlling the reporting using a storage map to determine if a previous correction in that page has been reported. If it has been reported, then no further reporting of soft excessive errors is made for that page. A service processor is signaled in parallel to update its persistent copy of the storage map so that on a next initializations of MS the memory map can be restored in the memory.Type: GrantFiled: April 17, 1991Date of Patent: December 28, 1993Assignee: International Business Machines CorporationInventors: Thomas M. Brey, Matthew A. Krygowski, Bruce L. McGilvray, Trinh H. Nguyen, William W. Shen, Arthur J. Sutton
-
Patent number: 5265232Abstract: A coherence directory and its methods of operation are disclosed for private processor caches in a multiple processor system to control data coherence in the system. It provides cross-invalidate (XI) controls for the assignment of exclusive and public ownership to data units in the processor caches, including required cross-invalidation of data units among the processor caches to obtain data coherence in the system in an efficient manner. The coherence directory can be used in a multiple processor system with or without any shared second level (L2) cache, shared or private. When a shared L2 cache is used to improve system access time, the coherence directory can also be used as the second level directory for the shared L2 cache and eliminate the need for any additional L2 directory(s).Type: GrantFiled: April 3, 1991Date of Patent: November 23, 1993Assignee: International Business Machines CorporationInventors: Patrick M. Gannon, Michael Ignatowski, Matthew A. Krygowski, Lishing Liu, Donald W. Price, William K. Rodiger, Gregory Salyer, Yee-Ming Ting, Michael P. Witt
-
Patent number: 4654778Abstract: A fast path (comprising control and data busses) directly connects between a storage element in a storage hierarchy and a requestor. The fast path (FP) is in parallel with the bus path normally provided through the storage hierarchy between the requestor and the storage element controller. The fast path may bypass intermediate levels in the storage hierarchy. The fast path is used at least for fetch requests from the requestor, since fetch requests have been found to comprise the majority of all storage access requests. System efficiency is significantly increased by using at least one fast path in a system to decrease the peak loads on the normal path. A requestor using the fast path makes each fetch request simultaneously to the fast path and to the normal path in a system controller element (SCE). The request through the fast path gets to the storage element before the same request through the SCE, but may be ignored by the storage element if it is busy.Type: GrantFiled: June 27, 1984Date of Patent: March 31, 1987Assignee: International Business Machines CorporationInventors: George L. Chiesa, Matthew A. Krygowski, Benedicto U. Messina, Theodore A. Papanastasiou
-
Patent number: 4503497Abstract: The disclosure provides a plurality of embodiments for controlling the bus paths for a line of data from any cache in a multiprocessing system (MP) to any requesting cache or I/O channel processor in the MP. The data transfers can occur in parallel among plural CPU caches, channel processors and main storage (MS) sections using crosspoint switches in a manner which utilizes the high circuit count of LSI modules without substantially utilizing the module I/O pin count to enable MP structures to contain more CPUs than could be contained with conventional bussing.Type: GrantFiled: May 27, 1982Date of Patent: March 5, 1985Assignee: International Business Machines CorporationInventors: Matthew A. Krygowski, Benedicto U. Messina, William D. Silkman
-
Patent number: 4126897Abstract: Storage access requests are forwarded from plural input/output channels to shared main storage. An address word in each request designates the identity of the source channel (CHID) and "destination" address (of a doubleword space in storage relative to which one, two or four "data" words shall be transferred). EOT tag signal provides demarcation of requests and also uniquely identifies "1-wide" input (Store) requests. Quadword (QW) tag, presented with "4-wide" requests, enables the storage access system to use a single address in the request to locate two contiguous doubleword spaces in storage. Data tags (D1, D2), presented on a selective basis enable the access system to selectively steer (reorder the positions of) data words in an input request relative to word halves of the addressed space.Type: GrantFiled: July 5, 1977Date of Patent: November 21, 1978Assignee: International Business Machines CorporationInventors: Robert S. Capowski, Matthew A. Krygowski, Terrence K. Zimmerman
-
Patent number: 4110830Abstract: This adapter operates in time division multiplex mode between an input/output channel processing subsystem and a storage access subsystem of a data processing system. The adapter is capable of sustaining multiple processes of information transfer concurrently relative to both subsystems. It is also capable of concurrently sustaining ancillary processes for verifying and timing out individual transactions of the information transfer processes.Type: GrantFiled: July 5, 1977Date of Patent: August 29, 1978Assignee: International Business Machines CorporationInventor: Matthew A. Krygowski