Patents by Inventor Matthew B. Lovell
Matthew B. Lovell has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11899952Abstract: A system can log data access activity to a memory array with a metadata module while the memory array is logically divided into multiple namespaces. A workload can be determined for each namespace by the metadata module and a metadata strategy can be created with the metadata module in view of the respective namespace workloads. A first metadata and second metadata may be generated for respective first and second user-generated data for storage into a first namespace of the multiple namespaces. The first metadata can be compressed with a compression level prescribed by the metadata strategy in response to a detected or predicted workload to the first namespace before the first metadata, second metadata, first user-generated data, and second user-generated data are each stored in the first namespace.Type: GrantFiled: October 29, 2021Date of Patent: February 13, 2024Assignee: Seagate Technology LLCInventors: Ryan James Goss, David W. Claude, Daniel J. Benjamin, Thomas V. Spencer, Matthew B. Lovell
-
Publication number: 20220137844Abstract: A system can log data access activity to a memory array with a metadata module while the memory array is logically divided into multiple namespaces. A workload can be determined for each namespace by the metadata module and a metadata strategy can be created with the metadata module in view of the respective namespace workloads. A first metadata and second metadata may be generated for respective first and second user-generated data for storage into a first namespace of the multiple namespaces. The first metadata can be compressed with a compression level prescribed by the metadata strategy in response to a detected or predicted workload to the first namespace before the first metadata, second metadata, first user-generated data, and second user-generated data are each stored in the first namespace.Type: ApplicationFiled: October 29, 2021Publication date: May 5, 2022Inventors: Ryan J. Goss, David W. Claude, Daniel J. Benjamin, Thomas V. Spencer, Matthew B. Lovell
-
Publication number: 20220113898Abstract: A data storage system may have a plurality of memory cells located in different data storage devices that are arranged into a plurality of logical namespaces with each logical namespace configured to be sequentially written and entirely erased as a single unit. An asymmetry strategy may be proactively created with the asymmetry module in response to data access activity to the logical namespaces by the asymmetry module. A new mode, as prescribed by the asymmetry strategy, is entered for at least one logical namespace in response to an operational trigger being met. The new mode changes a timing of at least one queued data access request to at least one logical namespace.Type: ApplicationFiled: October 8, 2021Publication date: April 14, 2022Inventors: Stacey Secatch, David W. Claude, Daniel J. Benjamin, Thomas V. Spencer, Matthew B. Lovell, Steven Williams, Stephen H. Perlmutter
-
Publication number: 20160342508Abstract: A method for identifying memory regions that contain remapped memory locations is described. The method includes determining, from a number of tracking bits on a memory module controller, whether a memory region comprises a remapped memory location. The method further includes performing a remapped memory operation on the memory region based on the determination, wherein memory within a computing device is divided into a number of memory regions including the memory region.Type: ApplicationFiled: January 31, 2014Publication date: November 24, 2016Inventors: Gregg B LESARTRE, Matthew B. LOVELL, Naveen MURALIMANOHAR
-
Patent number: 8880760Abstract: In one aspect a memory module storing a plurality of packets is provided. A self organizing heap contains elements associated with each of the packets. The self organizing heap reorders the packets based on packet passing rules. In another aspect, a plurality of elements associated with packets is provided. Each element includes a state machine. The state machine operates in accordance with packet passing rules. The state machine reorders the packets by selective swapping of adjacent elements.Type: GrantFiled: April 27, 2012Date of Patent: November 4, 2014Assignee: Hewlett-Packard Development Company, L.P.Inventors: Derek Alan Sherlock, Matthew B Lovell
-
Publication number: 20130290573Abstract: In one aspect a memory module storing a plurality of packets is provided. A self organizing heap contains elements associated with each of the packets. The self organizing heap reorders the packets based on packet passing rules. In another aspect, a plurality of elements associated with packets is provided. Each element includes a state machine. The state machine operates in accordance with packet passing rules. The state machine reorders the packets by selective swapping of adjacent elements.Type: ApplicationFiled: April 27, 2012Publication date: October 31, 2013Inventors: Derek Alan Sherlock, Matthew B. Lovell
-
Patent number: 8103837Abstract: Included are embodiments for a method for servicing memory read requests. At least one embodiment of a method includes receiving read requests from the I/O device; testing predetermined fields from the read requests to predict a type of read request; and when the type of request is predicted to be a data read request, then route the read request to a first queue. Additionally, some embodiments include when the type of request is predicted to be a control read request, then route the read request to a second queue, wherein the second queue has a higher priority than the first queue; determining which of the first queue and second queue to read; retrieving at least one of the read requests from the determined queue; and processing the retrieved read request.Type: GrantFiled: December 17, 2008Date of Patent: January 24, 2012Assignee: Hewlett-Packard Development Company, L.P.Inventors: Matthew B. Lovell, Pavel Vasek, Patrick Knebel
-
Patent number: 8090910Abstract: Included are embodiments for facilitating operation of an input/output (I/O) link. At least one embodiment of a method includes receiving a first cache line from a memory controller and determining whether the first cache line corresponds to a first portion of data. Some embodiments include, when the first cache line corresponds to the first portion of data, determining whether a second cache line is received and when the second cache line is not received, processing the first cache line. Similarly, some embodiments include when the first cache line does not correspond to the first portion of data, waiting for a cache line that does correspond to the first portion of data.Type: GrantFiled: December 17, 2008Date of Patent: January 3, 2012Assignee: Hewlett-Packard Development Company, L.P.Inventors: Pavel Vasek, Matthew B. Lovell
-
Publication number: 20100153657Abstract: Included are embodiments for facilitating operation of an input/output (I/O) link. At least one embodiment of a method includes receiving a first cache line from a memory controller and determining whether the first cache line corresponds to a first portion of data. Some embodiments include, when the first cache line corresponds to the first portion of data, determining whether a second cache line is received and when the second cache line is not received, processing the first cache line. Similarly, some embodiments include when the first cache line does not correspond to the first portion of data, waiting for a cache line that does correspond to the first portion of data.Type: ApplicationFiled: December 17, 2008Publication date: June 17, 2010Applicant: HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P.Inventors: Pavel Vasek, Matthew B. Lovell
-
Publication number: 20100153659Abstract: Included are embodiments for a method for servicing memory read requests. At least one embodiment of a method includes receiving read requests from the I/O device; testing predetermined fields from the read requests to predict a type of read request; and when the type of request is predicted to be a data read request, then route the read request to a first queue. Additionally, some embodiments include when the type of request is predicted to be a control read request, then route the read request to a second queue, wherein the second queue has a higher priority than the first queue; determining which of the first queue and second queue to read; retrieving at least one of the read requests from the determined queue; and processing the retrieved read request.Type: ApplicationFiled: December 17, 2008Publication date: June 17, 2010Applicant: HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P.Inventors: Matthew B. Lovell, Pavel Vasek, Patrick Knebel
-
Patent number: 7451249Abstract: Method and apparatus for allowing a direct memory access unit to have access to a virtual address space is accomplished by receiving a request for memory access from the direct memory access device; determining a device identifier according to the received request for memory access; determining a memory protection schema according to the determined device identifier; and granting the direct memory access unit access to memory in accordance with the determined memory protection schema.Type: GrantFiled: March 16, 2006Date of Patent: November 11, 2008Assignee: Hewlett-Packard Development Company, L.P.Inventors: Joe P. Cowan, Matthew B. Lovell, Leith L. Johnson, Jonathan K. Ross
-
Patent number: 7451254Abstract: A method for allocating buffer capacity includes determining at least one characteristic of a first input/output (I/O) device that is coupled to a memory device interface, the memory device interface being configured to enable data transfers between the I/O device and a memory device, and buffering data corresponding to the first I/O device in a first portion of a buffer of the memory device interface, a size of the first portion being responsive to the at least one characteristic of the first I/O device.Type: GrantFiled: July 31, 2003Date of Patent: November 11, 2008Assignee: Hewlett-Packard Development Company, L.P.Inventors: James R. Peterson, Matthew B. Lovell, Darel N. Emmot