Patents by Inventor Matthew D. Romig
Matthew D. Romig has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9852979Abstract: An electronic system comprising an electronic body (301) with terminal pads (310) and at least one capacitor embedded in the electronic body. The capacitor including an insulating and adhesive first polymeric film (302) covering the body surface except the terminal pads; a sheet (320) of high-density capacitive elements, the first capacitor terminal being a metal foil (321) attached to film (302), the second terminal a conductive polymeric compound (324), and the insulator a dielectric skin (323). Sheet (320) has sets of via holes: the first set holes reaching metal foil 321), the second set holes reaching the terminals (310), and the third set holes reaching the conductive polymeric compound (324). An insulating second polymeric film (303) lining the sidewalls of the holes and planarizing the sheet surface; and metal (432) filling the via holes between the polymeric sidewalls and forming conductive traces and attachment pads on the system surface.Type: GrantFiled: October 31, 2016Date of Patent: December 26, 2017Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Matthew D. Romig, Frank Stepniak, Saumya Gandhi
-
Patent number: 9842797Abstract: A stacked die power converter package includes a lead frame including a die pad and a plurality of package pins, a first die including a first power transistor switch (first power transistor) attached to the die pad, and a first metal clip attached to one side of the first die. The first metal clip is coupled to at least one package pin. A second die including a second power transistor switch (second power transistor) is attached to another side on the first metal clip. A controller is provided by a controller die attached to a non-conductive layer on the second metal clip on one side of the second die.Type: GrantFiled: November 4, 2013Date of Patent: December 12, 2017Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Brian A. Carpenter, Christopher Sanzo, William T. Harrison, Alok Lohia, Matthew D. Romig
-
Publication number: 20170047283Abstract: An electronic system comprising an electronic body (301) with terminal pads (310) and at least one capacitor embedded in the electronic body. The capacitor including an insulating and adhesive first polymeric film (302) covering the body surface except the terminal pads; a sheet (320) of high-density capacitive elements, the first capacitor terminal being a metal foil (321) attached to film (302), the second terminal a conductive polymeric compound (324), and the insulator a dielectric skin (323). Sheet (320) has sets of via holes: the first set holes reaching metal foil 321), the second set holes reaching the terminals (310), and the third set holes reaching the conductive polymeric compound (324). An insulating second polymeric film (303) lining the sidewalls of the holes and planarizing the sheet surface; and metal (432) filling the via holes between the polymeric sidewalls and forming conductive traces and attachment pads on the system surface.Type: ApplicationFiled: October 31, 2016Publication date: February 16, 2017Inventors: Matthew D. Romig, Frank Stepniak, Saumya Gandhi
-
Patent number: 9572261Abstract: An electronic system comprising an electronic body (301) with terminal pads (310) and at least one capacitor embedded in the electronic body. The capacitor including an insulating and adhesive first polymeric film (302) covering the body surface except the terminal pads; a sheet (320) of high-density capacitive elements, the first capacitor terminal being a metal foil (321) attached to film (302), the second terminal a conductive polymeric compound (324), and the insulator a dielectric skin (323). Sheet (320) has sets of via holes: the first set holes reaching metal foil 321), the second set holes reaching the terminals (310), and the third set holes reaching the conductive polymeric compound (324). An insulating second polymeric film (303) lining the sidewalls of the holes and planarizing the sheet surface; and metal (432) filling the via holes between the polymeric sidewalls and forming conductive traces and attachment pads on the system surface.Type: GrantFiled: March 25, 2015Date of Patent: February 14, 2017Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Matthew D. Romig, Frank Stepniak, Saumya Gandhi
-
Publication number: 20160286654Abstract: An electronic system comprising an electronic body (301) with terminal pads (310) and at least one capacitor embedded in the electronic body. The capacitor including an insulating and adhesive first polymeric film (302) covering the body surface except the terminal pads; a sheet (320) of high-density capacitive elements, the first capacitor terminal being a metal foil (321) attached to film (302), the second terminal a conductive polymeric compound (324), and the insulator a dielectric skin (323). Sheet (320) has sets of via holes: the first set holes reaching metal foil 321), the second set holes reaching the terminals (310), and the third set holes reaching the conductive polymeric compound (324). An insulating second polymeric film (303) lining the sidewalls of the holes and planarizing the sheet surface; and metal (432) filling the via holes between the polymeric sidewalls and forming conductive traces and attachment pads on the system surface.Type: ApplicationFiled: March 25, 2015Publication date: September 29, 2016Inventors: Matthew D. Romig, Frank Stepniak, Saumya Gandhi
-
Publication number: 20140179064Abstract: A method for fabricating a semiconductor system starts with providing a first component including a first semiconductor chip attached to a pad of a first metal leadframe made of a first metal sheet of high thermal conductivity. A second component including a second semiconductor chip attached to a pad of a second metal leadframe made of a second metal sheet wire-bondable on both surfaces is provided. The second component is encapsulated in a polymeric housing leaving un-encapsulated the lead surfaces facing away from the second chip. The polymeric housing of the second component is attached to the first chip using a layer of low thermal conductivity, whereby the un-encapsulated lead surfaces face away from the first chip. Bonding wires are connected to the un-encapsulated surfaces of the second component leads to the leads of the first component.Type: ApplicationFiled: February 25, 2014Publication date: June 26, 2014Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Matthew D. Romig, Marie-Solange Milleron
-
Structure for high-speed signal integrity in semiconductor package with single-metal-layer substrate
Patent number: 8723337Abstract: A semiconductor chip (101) with bond pads (110) on a substrate (103) with rows and columns of regularly pitched metal contact pads (131). A zone comprises a first pair (131a, 131b) and a parallel second pair (131c, 131d) of contact pads, and a single contact pad (131e) for ground potential; staggered pairs of stitch pads (133) connected to respective pairs of adjacent contact pads by parallel and equal-length traces (132a, 132b, etc.). Parallel and equal-length bonding wires (120a, 120b, etc.) connect bond pad pairs to stitch pad pairs, forming differential pairs of parallel and equal-length conductor lines. Two differential pairs in parallel and symmetrical position form a transmitter/receiver cell for conducting high-frequency signals.Type: GrantFiled: November 29, 2011Date of Patent: May 13, 2014Assignee: Texas Instruments IncorporatedInventors: Gregory E. Howard, Matthew D. Romig, Marie-Solange Anne Milleron, Souvik Mukherjee -
Patent number: 8716068Abstract: In fabricating a semiconductor device first layers are formed of sintered bondable and solderable metal on a carrier strip. The first layers are patterned into first pads and second pads. A set of first pads is surrounding each second pad. The first pads are spaced from the second pad by gaps. The patterned layers are formed of agglomerate metal vertically on the first layers of sintered bondable and solderable metal of the first pads and of the second pad. The second layers are formed of sintered bondable and solderable metal vertically on the layers of agglomerate metal of the first pads.Type: GrantFiled: September 27, 2013Date of Patent: May 6, 2014Assignee: Texas Instruments IncorporatedInventors: Darvin R. Edwards, Siva P. Gurrum, Masood Murtuza, Matthew D. Romig, Kazunori Hayata
-
Publication number: 20140061884Abstract: A stacked die power converter package includes a lead frame including a die pad and a plurality of package pins, a first die including a first power transistor switch (first power transistor) attached to the die pad, and a first metal clip attached to one side of the first die. The first metal clip is coupled to at least one package pin. A second die including a second power transistor switch (second power transistor) is attached to another side on the first metal clip. A controller is provided by a controller die attached to a non-conductive layer on the second metal clip on one side of the second die.Type: ApplicationFiled: November 4, 2013Publication date: March 6, 2014Inventors: Brian A. Carpenter, Christopher Sanzo, William T. Harrison, Alok Lohia, Matthew D. Romig
-
Publication number: 20140038358Abstract: In fabricating a semiconductor device first layers are formed of sintered bondable and solderable metal on a carrier strip. The first layers are patterned into first pads and second pads. A set of first pads is surrounding each second pad. The first pads are spaced from the second pad by gaps. The patterned layers are formed of agglomerate metal vertically on the first layers of sintered bondable and solderable metal of the first pads and of the second pad.Type: ApplicationFiled: September 27, 2013Publication date: February 6, 2014Applicant: Texas Instruments IncorporatedInventors: Darvin R. Edwards, Siva P. Gurrum, Masood Murtuza, Matthew D. Romig, Kazunori HAYATA
-
Patent number: 8643165Abstract: A plastic package (100) in which a semiconductor chip (101) is adhesively (102) attached to a metal stripe (110a) having an agglomerate structure, and electrically connected to bondable and solderable metal stripes (120) having particulate structures; metal stripes (120) are touching metal stripes (110b) of agglomerate structure to form vertical stacks (150); coats of solder (140) are welded to the agglomerate metal stripes (100a and 110b).Type: GrantFiled: January 17, 2012Date of Patent: February 4, 2014Assignee: Texas Instruments IncorporatedInventors: Darvin R. Edwards, Siva Prakash Gurrum, Masood Murtuza, Matthew D. Romig, Kazunori Hayata
-
Publication number: 20130320514Abstract: A semiconductor system (100) comprises a first component including a first semiconductor chip (110) attached to the pad (120) of a leadframe made of a first metal sheet of high thermal conductivity, and a second component including a second semiconductor chip (140) attached to the pad (150) of a leadframe made of a second metal sheet wire-bondable on both surfaces. Wires (160) connect chip (140) to leads (151) at the surface (151a) facing the chip. A polymeric housing (170) encapsulates chip (140) and wires (160), leaving un-encapsulated the lead surface (151b) facing away from chip (140). Housing (170) is attached to the first chip (110) using a layer (180) of low thermal conductivity, and lead surfaces (151 b), facing away from the first chip (110), are connected by wires (131) to leads (121) of the first metal leadframe.Type: ApplicationFiled: June 4, 2012Publication date: December 5, 2013Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Matthew D. Romig, Marie-Solange Milleron
-
Structure for High-Speed Signal Integrity in Semiconductor Package with Single-Metal-Layer Substrate
Publication number: 20130134579Abstract: A semiconductor chip (101) with bond pads (110) on a substrate (103) with rows and columns of regularly pitched metal contact pads (131). A zone comprises a first pair (131a, 131b) and a parallel second pair (131c, 131d) of contact pads, and a single contact pad (131e) for ground potential; staggered pairs of stitch pads (133) connected to respective pairs of adjacent contact pads by parallel and equal-length traces (132a, 132b, etc.). Parallel and equal-length bonding wires (120a, 120b, etc.) connect bond pad pairs to stitch pad pairs, forming differential pairs of parallel and equal-length conductor lines. Two differential pairs in parallel and symmetrical position form a transmitter/receiver cell for conducting high-frequency signals.Type: ApplicationFiled: November 29, 2011Publication date: May 30, 2013Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Gregory E. Howard, Matthew D. Romig, Marie-Solange Anne Milleron, Souvik Mukherjee -
Patent number: 8299588Abstract: A synchronous Buck converter in a molded package (thickness 101 between 0.8 and 1.0 mm) has vertically assembled control (110) and sync (120) power FET chips and a driver chip (630). The sync chip has one power terminal attached to the leadframe pad (104) and the opposite power terminal covered by a first copper layer (125) connected (210) to a first leadframe terminal (105), the first layer providing a smaller resistance to a current between first terminal and pad than the resistance through the sync chip. The control chip has one power terminal attached to the first layer and the opposite power terminal covered by a second copper layer (115) connected (410) to a second leadframe terminal (106), the second layer providing a smaller resistance to a current from the first to the second terminal than the resistance through the control chip. Connections (210, 410) of layers (125, 115) to leadframe terminals (105, 106) are copper wires of 20 to 50 ?m diameter, enabling currents between 3 and 30 A.Type: GrantFiled: July 7, 2011Date of Patent: October 30, 2012Assignee: Texas Instruments IncorporatedInventors: Tetsuo Tateishi, Matthew D Romig
-
Patent number: 8298870Abstract: In a method for transferring at least one of power and ground signal between a die and a package base of a semiconductor device, a connector is formed there between. The connector, which is disposed above the die attached to the package base, includes a center pad electrically coupled to the die by a plurality of conductive bumps and a finger extending outward from the center pad towards the package base. The finger is electrically coupled to the package base by a conductive pad. A plurality of bond wires are formed to electrically couple the package base and the die. A resistance of a conductive path via the connector is much less than a resistance of a conductive path via any one of the plurality of bond wires to facilitate an efficient transfer of the at least one of power and ground signal.Type: GrantFiled: November 29, 2010Date of Patent: October 30, 2012Assignee: Texas Instruments IncorporatedInventor: Matthew D. Romig
-
Publication number: 20120211889Abstract: A plastic package (100) in which a semiconductor chip (101) is adhesively (102) attached to a metal stripe (110a) having an agglomerate structure, and electrically connected to bondable and solderable metal stripes (120) having particulate structures; metal stripes (120) are touching metal stripes (110b) of agglomerate structure to form vertical stacks (150); coats of solder (140) are welded to the agglomerate metal stripes (100a and 110b).Type: ApplicationFiled: January 17, 2012Publication date: August 23, 2012Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Darvin R. EDWARDS, Siva Prakash GURRUM, Masood MURTUZA, Matthew D. ROMIG, Kazunori HAYATA
-
Publication number: 20110012035Abstract: A programmed, circuit-controlled digital micro-mirror device (DMD, 202) guides the laser light (201) to create on the surface (211) of an object (210) two-dimensional finely detailed symbolization sets, including bar codes, for a plurality of semiconductor devices (212). The laser light (224) changes a first optical reflectivity of full-field device surface regions to a second optical reflectivity different from and contrasting with the first reflectivity. The programming of the DMD may include time-dependent encrypted codes to shine the laser light onto portions of the two-dimensional surface regions during variable periods of time, creating shadow and three-dimensional effects.Type: ApplicationFiled: July 15, 2009Publication date: January 20, 2011Applicant: TEXAS INSTRUMENTS INCORPORATEDInventor: Matthew D. Romig
-
Publication number: 20080083981Abstract: BGA packages have thermal properties which are enhanced by a heat channel through the substrate. Solder ball attachment points are provided at the surface of the heat channel for receiving solder balls. A BGA includes an IC operably coupled to a substrate having a top surface for receiving the IC and a bottom surface defining the perimeter of the package bottom. An encapsulant encloses the IC and at least a portion of the top surface of the substrate, defining the top and sides of the package. The substrate includes a heat channel aperture for receiving heat channel having a surface proximal to the IC and having a patterned opposing surface defining at least an interior portion of the package bottom and coupling to solder balls. Methods for assembling packages are disclosed in which a substrate is provided with a heat channel aperture and the heat channel is placed therein.Type: ApplicationFiled: June 7, 2006Publication date: April 10, 2008Inventors: Matthew D. Romig, Thomas Mathew