Patents by Inventor Matthew G. Goodman
Matthew G. Goodman has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11885019Abstract: A susceptor including a generally circular body having a face with a radially inward section and a radially outward section proximate a circumference of the body, the radially outward section having at least one ring extending upward for contacting a bottom surface of a substrate, and wherein the radially inward section lacks a ring extending upward from the face.Type: GrantFiled: August 5, 2021Date of Patent: January 30, 2024Assignee: ASM IP Holding B.V.Inventors: Mark Hawkins, Matthew G. Goodman, Shawn Thomas
-
Publication number: 20210363637Abstract: A susceptor including a generally circular body having a face with a radially inward section and a radially outward section proximate a circumference of the body, the radially outward section having at least one ring extending upward for contacting a bottom surface of a substrate, and wherein the radially inward section lacks a ring extending upward from the face.Type: ApplicationFiled: August 5, 2021Publication date: November 25, 2021Inventors: Mark Hawkins, Matthew G. Goodman, Shawn Thomas
-
Patent number: 11085112Abstract: A susceptor including a generally circular body having a face with a radially inward section and a radially outward section proximate a circumference of the body, the radially outward section having at least one ring extending upward for contacting a bottom surface of a substrate, and wherein the radially inward section lacks a ring extending upward from the face.Type: GrantFiled: October 28, 2011Date of Patent: August 10, 2021Assignee: ASM IP HOLDING B.V.Inventors: Mark Hawkins, Matthew G. Goodman, Shawn Thomas
-
Patent number: 9514927Abstract: A method for integrated circuit fabrication can include removing silicon oxide by a pre-clean process. The pre-clean process can include depositing a halogen-containing material on the surface of a substrate in a first reaction chamber, and transferring the substrate having the halogen-containing material to a second reaction chamber. Silicon oxide material can be removed from a surface of the substrate by sublimating the halogen-containing material in the second reaction chamber. A target material, such as a conductive material, may subsequently be deposited on the substrate surface in the second reaction chamber.Type: GrantFiled: March 28, 2016Date of Patent: December 6, 2016Assignee: ASM IP HOLDING B.V.Inventors: John Tolle, Matthew G. Goodman, Robert Michael Vyne, Eric R. Hill
-
Patent number: 9474163Abstract: In some embodiments, a method for integrated circuit fabrication includes removing oxide material from a surface of a substrate, where the surface includes silicon and germanium. Removing the oxide material includes depositing a halogen-containing pre-clean material on a silicon oxide-containing surface and sublimating a portion of the halogen-containing pre-clean material to expose the silicon on the surface. A passivation film is deposited on the exposed silicon. The passivation film may include chlorine. The passivation film may prevent contamination of the silicon surface by chemical species from the later sublimation, which may be at a higher temperature than the earlier sublimation. Subsequently, a remaining portion of the halogen-containing pre-clean material and the passivation film are sublimated. A target material, such as a conductive material, may subsequently be deposited on the substrate surface.Type: GrantFiled: December 30, 2014Date of Patent: October 18, 2016Assignee: ASM IP HOLDING B.V.Inventors: John Tolle, Matthew G. Goodman
-
Publication number: 20160254137Abstract: A method for integrated circuit fabrication can include removing silicon oxide by a pre-clean process. The pre-clean process can include depositing a halogen-containing material on the surface of a substrate in a first reaction chamber, and transferring the substrate having the halogen-containing material to a second reaction chamber. Silicon oxide material can be removed from a surface of the substrate by sublimating the halogen-containing material in the second reaction chamber. A target material, such as a conductive material, may subsequently be deposited on the substrate surface in the second reaction chamber.Type: ApplicationFiled: March 28, 2016Publication date: September 1, 2016Inventors: John Tolle, Matthew G. Goodman, Robert Michael Vyne, Eric R. Hill
-
Publication number: 20160192502Abstract: In some embodiments, a method for integrated circuit fabrication includes removing oxide material from a surface of a substrate, where the surface includes silicon and germanium. Removing the oxide material includes depositing a halogen-containing pre-clean material on a silicon oxide-containing surface and sublimating a portion of the halogen-containing pre-clean material to expose the silicon on the surface. A passivation film is deposited on the exposed silicon. The passivation film may include chlorine. The passivation film may prevent contamination of the silicon surface by chemical species from the later sublimation, which may be at a higher temperature than the earlier sublimation. Subsequently, a remaining portion of the halogen-containing pre-clean material and the passivation film are sublimated. A target material, such as a conductive material, may subsequently be deposited on the substrate surface.Type: ApplicationFiled: December 30, 2014Publication date: June 30, 2016Inventors: John Tolle, Matthew G. Goodman
-
Patent number: 9299557Abstract: A method for integrated circuit fabrication can include removing silicon oxide by a pre-clean process. The pre-clean process can include depositing a halogen-containing material on the surface of a substrate in a first reaction chamber, and transferring the substrate having the halogen-containing material to a second reaction chamber. Silicon oxide material can be removed from a surface of the substrate by sublimating the halogen-containing material in the second reaction chamber. A target material, such as a conductive material, may subsequently be deposited on the substrate surface in the second reaction chamber.Type: GrantFiled: March 19, 2014Date of Patent: March 29, 2016Assignee: ASM IP HOLDING B.V.Inventors: John Tolle, Matthew G. Goodman, Robert Michael Vyne, Eric R. Hill
-
Publication number: 20150270122Abstract: A method for integrated circuit fabrication can include removing silicon oxide by a pre-clean process. The pre-clean process can include depositing a halogen-containing material on the surface of a substrate in a first reaction chamber, and transferring the substrate having the halogen-containing material to a second reaction chamber. Silicon oxide material can be removed from a surface of the substrate by sublimating the halogen-containing material in the second reaction chamber. A target material, such as a conductive material, may subsequently be deposited on the substrate surface in the second reaction chamber.Type: ApplicationFiled: March 19, 2014Publication date: September 24, 2015Applicant: ASM IP HOLDING B.V.Inventors: John Tolle, Matthew G. Goodman, Robert Michael Vyne, Eric R. Hill
-
Patent number: 9099423Abstract: A method of forming a semiconductor material incorporating an electrical dopant is disclosed. In one aspect, a method of incorporating dopant in a semiconductor film comprises forming a first semiconductor material incorporating the dopant at a first dopant concentration and preferentially etching a portion of the first semiconductor material, wherein etching leaves a first etched semiconductor material incorporating the dopant at a second dopant concentration higher than the first dopant concentration.Type: GrantFiled: December 30, 2013Date of Patent: August 4, 2015Assignee: ASM IP HOLDING B.V.Inventors: Keith Doran Weeks, John Tolle, Matthew G. Goodman, Sandeep Mehta
-
Publication number: 20150014816Abstract: A method of forming a semiconductor material incorporating an electrical dopant is disclosed. In one aspect, a method of incorporating dopant in a semiconductor film comprises forming a first semiconductor material incorporating the dopant at a first dopant concentration and preferentially etching a portion of the first semiconductor material, wherein etching leaves a first etched semiconductor material incorporating the dopant at a second dopant concentration higher than the first dopant concentration.Type: ApplicationFiled: December 30, 2013Publication date: January 15, 2015Applicant: ASM IP Holding B.V.Inventors: Keith Doran Weeks, John Tolle, Matthew G. Goodman, Sandeep Mehta
-
Publication number: 20130109192Abstract: A susceptor including a generally circular body having a face with a radially inward section and a radially outward section proximate a circumference of the body, the radially outward section having at least one ring extending upward for contacting a bottom surface of a substrate, and wherein the radially inward section lacks a ring extending upward from the face.Type: ApplicationFiled: October 28, 2011Publication date: May 2, 2013Applicant: ASM America, Inc.Inventors: Mark Hawkins, Matthew G. Goodman, Shawn Thomas
-
Patent number: 8047706Abstract: Methods and systems for calibrating a temperature control system in a vapor deposition chamber. A temperature sensor senses temperature within a semiconductor processing chamber and generates an output signal. A temperature control system controls a chamber temperature by controlling a heating apparatus based on the output signal. A method includes instructing the control system to target a setpoint temperature, and depositing a layer of material onto a surface in the chamber by a vapor deposition process. A variation of a property of the layer is measured while depositing the layer, the property known to vary cyclically as a thickness of the layer increases. The measured property is allowed to vary cyclically for one or more cycles. If there is a difference between a time period of one or more of the cycles and an expected time period associated with the setpoint temperature, the temperature control system is adjusted based on the difference.Type: GrantFiled: November 18, 2008Date of Patent: November 1, 2011Assignee: ASM America, Inc.Inventors: Matthew G. Goodman, Mark Hawkins, Ravinder Aggarwal, Michael Givens, Eric Hill, Gregory Bartlett
-
Publication number: 20100107974Abstract: A substrate support system comprises a substrate holder for supporting a substrate. The substrate holder comprises an interior portion sized and shaped to extend beneath most or all of a substrate supported on the substrate holder. The substrate holder has mass density that varies, preferably in order to compensate for variations in substrate temperature owing to surface geometry variations of the interior portion, so as to provide a more uniform thermal coupling between the substrate and substrate holder. The substrate holder is preferably configured to be spaced further apart from a substrate at the center than at the outer perimeter.Type: ApplicationFiled: November 6, 2008Publication date: May 6, 2010Applicant: ASM AMERICA, INC.Inventors: Michael Givens, Mike Halpin, Matthew G. Goodman, Keir Kosco
-
Publication number: 20090280248Abstract: A substrate support system comprises a substrate holder for supporting a substrate. The substrate holder comprises a central portion sized and shaped to extend beneath most or all of a substrate supported on the substrate holder. The central portion has one or more recesses defining thinned portions of the central portion. The one or more thinned portions may comprise at least about 10% of an upper or lower surface of the central portion. The central portion is formed of a porous material, such as a material having a porosity between about 10-40%, configured to allow gas flow therethrough.Type: ApplicationFiled: May 6, 2008Publication date: November 12, 2009Applicant: ASM AMERICA, INC.Inventors: Matthew G. Goodman, Robert M. Vyne
-
Publication number: 20090147819Abstract: Methods and systems for calibrating a temperature control system in a vapor deposition chamber. A temperature sensor senses temperature within a semiconductor processing chamber and generates an output signal. A temperature control system controls a chamber temperature by controlling a heating apparatus based on the output signal. A method includes instructing the control system to target a setpoint temperature, and depositing a layer of material onto a surface in the chamber by a vapor deposition process. A variation of a property of the layer is measured while depositing the layer, the property known to vary cyclically as a thickness of the layer increases. The measured property is allowed to vary cyclically for one or more cycles. If there is a difference between a time period of one or more of the cycles and an expected time period associated with the setpoint temperature, the temperature control system is adjusted based on the difference.Type: ApplicationFiled: November 18, 2008Publication date: June 11, 2009Applicant: ASM AMERICA, INC.Inventors: MATTHEW G. GOODMAN, MARK HAWKINS, RAVINDER AGGARWAL, MICHAEL GIVENS, ERIC HILL, GREGORY BARTLETT
-
Patent number: 7449071Abstract: A wafer holder for supporting a wafer within a CVD processing chamber includes a vertically moveable lift ring configured to support the bottom peripheral surface of the wafer, and an inner plug having a top flat surface configured to support the wafer during wafer processing. The lift ring has a central aperture configured to closely surround the inner plug. When a wafer is to be loaded onto the wafer holder, the lift ring is elevated above the inner plug. The wafer is loaded onto the lift ring in the elevated position. Then, the lift ring is maintained in the elevated position for a time period sufficient to allow the wafer temperature to rise to a level that is sufficient to significantly reduce or even substantially prevent thermal shock to the wafer when the wafer is brought into contact with the inner plug. The lift ring is then lowered into surrounding engagement with the inner plug. This is the wafer processing position of the wafer holder.Type: GrantFiled: July 30, 2004Date of Patent: November 11, 2008Assignee: ASM America, Inc.Inventors: Ravinder K. Aggarwal, Tony J. Keeton, Matthew G. Goodman
-
Patent number: 7070660Abstract: A wafer holder comprises a circular, disc-shaped main portion and a rib extending generally downward from a lower surface of the main portion. The rib encircles the vertical center axis of the wafer holder. The upper surface of the main portion has a wafer-receiving pocket defined by an inner pocket surface surrounded by an outer shoulder. The rib is closed to completely surround a vertical center axis of the main portion. The rib helps to prevent the main portion from inducing symmetric concavity during the manufacture of the wafer holder. In other words, the rib helps to maintain the flatness of the upper surface of the outer shoulder while the main portion is made symmetrically concave.Type: GrantFiled: May 3, 2002Date of Patent: July 4, 2006Assignee: ASM America, Inc.Inventors: Tony J. Keeton, Matthew G. Goodman
-
Patent number: 6893507Abstract: Improvements in the design of a low mass wafer holder are disclosed. The improvements include the use of peripherally located, integral lips to space a wafer or other substrate above the base plate of the wafer holder. A uniform gap is thus provided between the wafer and the base plate, such as will temper rapid heat exchanges, allow gas to flow between the wafer and wafer holder during wafer pick-up, and keep the wafer holder thermally coupled with the wafer. At the same time, thermal disturbance from lip contact with the wafer is reduced. Gas flow during pick-up can be provided through radial channels in a wafer holder upper surface, or through backside gas passages. A thicker ring is provided at the wafer holder perimeter, and is provided in some embodiments as an independent piece to accommodate stresses accompanying thermal gradients. Self-centering mechanisms are provided to keep the wafer holder centered relative to a spider which is subject to differential thermal expansion.Type: GrantFiled: July 18, 2002Date of Patent: May 17, 2005Assignee: ASM America, Inc.Inventors: Matthew G. Goodman, Ivo Raaijmakers, Loren R. Jacobs, Franciscus B. M. van Bilsen, Michael J. Meyer, Eric Alan Barrett
-
Patent number: 6879777Abstract: An apparatus for processing a semiconductor substrate, including a process chamber having a plurality of walls and a substrate support to support the substrate within the process chamber. A radiative heat source is positioned outside the process chamber to heat the substrate through the walls when the substrate is positioned on the substrate support. In some embodiments, lenses are positioned between the heat source and the substrate to focus or diffuse radiation from the heat source and thereby selectively alter the radiation intensity incident on certain portions of the substrate. In other embodiments, diffusing surfaces are positioned between the heat source and the substrate to diffuse radiation from the heat source and thereby selectively reduce the radiation intensity incident on certain portions of the substrate.Type: GrantFiled: October 3, 2002Date of Patent: April 12, 2005Assignee: ASM America, Inc.Inventors: Matthew G. Goodman, Tony J Keeton, Ravinder Aggarwal, Mark Hawkins