Patents by Inventor Matthew J. Breitwisch
Matthew J. Breitwisch has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9166165Abstract: A memory cell and a method of making the same, that includes insulating material deposited on a substrate, a bottom electrode formed within the insulating material, a plurality of insulating layers deposited above the bottom electrode and at least one of which acts as an intermediate insulating layer. A via is defined in the insulating layers above the intermediate insulating layer. A channel is created for etch with a sacrificial spacer. A pore is defined in the intermediate insulating layer. All insulating layers above the intermediate insulating layer are removed, and the entirety of the remaining pore is filled with phase change material. An upper electrode is formed above the phase change material.Type: GrantFiled: February 6, 2014Date of Patent: October 20, 2015Assignee: International Business Machines CorporationInventors: Matthew J. Breitwisch, Roger W. Cheek, Chung H. Lam, Hsiang-Lan Lung, Eric A. Joseph, Alejandro G. Schrott
-
Patent number: 9059394Abstract: A method of fabricating a lower bottom electrode for a memory element and a semiconductor structure having the same includes forming a dielectric layer over a semiconductor substrate having a plurality of conductive contacts formed therein to be connected to access circuitry, forming a dielectric cap layer over exposed portions of the dielectric layer and the conductive contacts, depositing a planarizing material over the dielectric cap layer, etching a via to an upper surface of each conductive contact, removing the planarizing material, depositing electrode material over the dielectric cap layer and within the vias, the electrode material contacting an upper surface of each conductive contact, and planarizing the electrode material to form a lower bottom electrode over each conductive contact.Type: GrantFiled: February 9, 2012Date of Patent: June 16, 2015Assignee: International Business Machines CorporationInventor: Matthew J. Breitwisch
-
Patent number: 8987700Abstract: A memory device includes a plurality of side-wall electrodes formed on a first side-wall of a trench within an insulating layer over a first plurality of contacts in an array of contacts in a substrate. The plurality of side-wall electrodes contact respective top surfaces of the first plurality of contacts. The side-wall electrodes respectively comprise a layer of tantalum nitride, having a composition TaxNy, where y is greater than x, and a layer of electrode material having a lower electrical resistivity and a lower thermal resistivity than the layer of tantalum nitride. Top surfaces of the plurality of side-wall electrodes contact memory material. A second plurality of side-wall electrodes may be formed on a second side-wall of the trench over a second plurality of contacts in the array of contacts.Type: GrantFiled: December 2, 2011Date of Patent: March 24, 2015Assignee: Macronix International Co., Ltd.Inventors: Sheng-Chih Lai, Hsiang-Lan Lung, Matthew J. Breitwisch
-
Patent number: 8946666Abstract: A phase change material comprises GexSbyTez, wherein a Ge atomic concentration x is within a range from 30% to 65%, a Sb atomic concentration y is within a range from 13% to 27% and a Te atomic concentration z is within a range from 20% to 45%. A Ge-rich family of such materials is also described. A memory device, suitable for integrated circuits, comprising such materials is described.Type: GrantFiled: December 15, 2011Date of Patent: February 3, 2015Assignees: Macronix International Co., Ltd., International Business Machines CorporationInventors: Huai-Yu Cheng, Hsiang-Lan Lung, Simone Raoux, Yen-Hao Shih, Matthew J. Breitwisch
-
Patent number: 8897062Abstract: Systems, methods, and devices for iteratively writing contents to memory locations are provided. A statistical model is used to determine a sequence of pulses to write desired contents to a memory location. The contents can be expressed as a resistance value in a range to store one or more bits in a memory cell. For phase change memory, an adaptive reset pulse and one or more annealing pulses are selected based on a desired resistance range. Reading the resistance value of the memory cell can provide feedback to determine adjustments in an overall pulse application strategy. The statistical model and a look up table can be used to select and modify pulses. Adaptively updating the statistical model and look up table may reduce the number of looping iterations to shift the resistance value of the memory cell into the desired resistance range.Type: GrantFiled: June 1, 2011Date of Patent: November 25, 2014Assignee: International Business Machines CorporationInventors: Matthew J. Breitwisch, Roger W. Cheek, Stefanie R. Chiras, Ibrahim M. Elfadel, Michele M. Franceschini, John P. Karidis, Luis A. Lastras-Montano, Thomas Mittelholzer, Mayank Sharma
-
Patent number: 8860111Abstract: An array of phase change memory cells is manufactured by forming a separation layer over an array of contacts, forming a patterning layer on the separation layer and forming an array of mask openings in the patterning layer using lithographic process. Etch masks are formed within the mask openings by a process that compensates for variation in the size of the mask openings that result from the lithographic process. The etch masks are used to etch through the separation layer to define an array of electrode openings exposing the underlying contacts. Electrode material is deposited within the electrode openings; and memory elements are formed over the bottom electrodes. Finally, bit lines are formed over the memory elements to complete the memory cells. In the resulting memory array, the critical dimension of the top surface of bottom electrode varies less than the width of the memory elements in the mask openings.Type: GrantFiled: April 12, 2012Date of Patent: October 14, 2014Assignees: Macronix International Co., Ltd., International Business Machines CorporationInventors: Hsiang-Lan Lung, Chung Hon Lam, Matthew J. Breitwisch
-
Patent number: 8853047Abstract: A fin-type programmable memory cell includes a bottom electrode electrically coupled to an access device, a top electrode, and an L-shaped memory material element electrically coupled to the bottom and top electrodes. A memory array includes an array of such memory cells, electrically coupled to an array of access devices.Type: GrantFiled: May 19, 2014Date of Patent: October 7, 2014Assignees: Macronix International Co., Ltd., International Business Machines CorporationInventors: Hsiang-Lan Lung, Matthew J. Breitwisch, Chung Hon Lam
-
Publication number: 20140256110Abstract: A fin-type programmable memory cell includes a bottom electrode electrically coupled to an access device, a top electrode, and an L-shaped memory material element electrically coupled to the bottom and top electrodes. A memory array includes an array of such memory cells, electrically coupled to an array of access devices.Type: ApplicationFiled: May 19, 2014Publication date: September 11, 2014Applicants: INTERNATIONAL BUSINESS MACHINES CORPORATION, MACRONIX INTERNATIONAL CO., LTD.Inventors: HSIANG-LAN LUNG, MATTHEW J. BREITWISCH, CHUNG HON LAM
-
Patent number: 8809828Abstract: An example embodiment disclosed is a phase change memory cell in a semiconductor wafer. The semiconductor wafer includes a first metalization layer (Metal 1). The phase change memory cell includes an insulating substrate defining a non-sublithographic via. The non-sublithographic via is located on the first metalization layer and includes a bottom and a sidewall. Intermediate insulating material is positioned below the insulating substrate. The intermediate insulating material defines a sublithographic aperture passing through the bottom of the non-sublithographic via. A bottom electrode is positioned within the sublithographic aperture, and is composed of conductive non-phase change material. The non-sublithographic via includes phase change material positioned within. The phase change material is electrically coupled to the bottom electrode. A liner is positioned along the sidewall of the non-sublithographic via.Type: GrantFiled: February 13, 2014Date of Patent: August 19, 2014Assignees: International Business Machines Corporation, Macronix International Co., Ltd.Inventors: Matthew J. Breitwisch, Eric A. Joseph, Chung H. Lam, Hsiang-Lan Lung
-
Patent number: 8772747Abstract: A layer of phase change material with silicon or another semiconductor, or a silicon-based or other semiconductor-based additive, is formed using a composite sputter target including the silicon or other semiconductor, and the phase change material. The concentration of silicon or other semiconductor is more than five times greater than the specified concentration of silicon or other semiconductor in the layer being formed. For silicon-based additive in GST-type phase change materials, sputter target may comprise more than 40 at % silicon. Silicon-based or other semiconductor-based additives can be formed using the composite sputter target with a flow of reactive gases, such as oxygen or nitrogen, in the sputter chamber during the deposition.Type: GrantFiled: April 22, 2013Date of Patent: July 8, 2014Assignees: Macronix International Co., Ltd., International Business Machines CorporationInventors: Huai-Yu Cheng, Chieh-Fang Chen, Hsiang-Lan Lung, Yen-Hao Shih, Simone Raoux, Matthew J. Breitwisch
-
Publication number: 20140166967Abstract: An example embodiment disclosed is a phase change memory cell in a semiconductor wafer. The semiconductor wafer includes a first metalization layer (Metal 1). The phase change memory cell includes an insulating substrate defining a non-sublithographic via. The non-sublithographic via is located on the first metalization layer and includes a bottom and a sidewall. Intermediate insulating material is positioned below the insulating substrate. The intermediate insulating material defines a sublithographic aperture passing through the bottom of the non-sublithographic via. A bottom electrode is positioned within the sublithographic aperture, and is composed of conductive non-phase change material. The non-sublithographic via includes phase change material positioned within. The phase change material is electrically coupled to the bottom electrode. A liner is positioned along the sidewall of the non-sublithographic via.Type: ApplicationFiled: February 13, 2014Publication date: June 19, 2014Applicants: Macronix International Co., Ltd., International Business Machines CorporationInventors: Matthew J. Breitwisch, Eric A. Joseph, Chung H. Lam, Hsiang-Lan Lung
-
Publication number: 20140154862Abstract: A memory cell and a method of making the same, that includes insulating material deposited on a substrate, a bottom electrode formed within the insulating material, a plurality of insulating layers deposited above the bottom electrode and at least one of which acts as an intermediate insulating layer. A via is defined in the insulating layers above the intermediate insulating layer. A channel is created for etch with a sacrificial spacer. A pore is defined in the intermediate insulating layer. All insulating layers above the intermediate insulating layer are removed, and the entirety of the remaining pore is filled with phase change material. An upper electrode is formed above the phase change material.Type: ApplicationFiled: February 6, 2014Publication date: June 5, 2014Applicants: Macronix International Co., Ltd., International Business Machines CorporationInventors: Matthew J. Breitwisch, Roger W. Cheek, Chung H. Lam, Hsiang-Lan Lung, Eric A. Joseph, Alejandro G. Schrott
-
Patent number: 8728859Abstract: An example embodiment disclosed is a method for fabricating a phase change memory cell. The method includes forming a non-sublithographic via within an insulating substrate. The insulating substrate is embedded on the same layer as a first metalization layer (Metal 1) of a semiconductor wafer, and includes a bottom and a sidewall. A sublithographic aperture is formed through the bottom of the non-sublithographic via and extends to a buried conductive material. The sublithographic aperture is filled with a conductive non-phase change material. Furthermore, phase change material is deposited within the non-sublithographic via.Type: GrantFiled: August 12, 2010Date of Patent: May 20, 2014Assignee: International Business Machines CorporationInventors: Matthew J. Breitwisch, Eric A. Joseph, Chung H. Lam, Hsiang-Lan Lung
-
Patent number: 8729521Abstract: A fin-type programmable memory cell includes a bottom electrode electrically coupled to an access device, a top electrode, and an L-shaped memory material element electrically coupled to the bottom and top electrodes. A memory array includes an array of such memory cells, electrically coupled to an array of access devices.Type: GrantFiled: May 12, 2010Date of Patent: May 20, 2014Assignees: Macronix International Co., Ltd., International Business Machines CorporationInventors: Hsiang-Lan Lung, Matthew J. Breitwisch, Chung-Hon Lam
-
Patent number: 8716759Abstract: A prompt-shift device having reduced programming time in the sub-millisecond range is provided. The prompt-shift device includes an altered extension region located within said semiconductor substrate and on at least one side of the patterned gate region, and an altered halo region located within the semiconductor substrate and on at least one side of the patterned gate region. The altered extension region has an extension ion dopant concentration of less than about 1E20 atoms/cm3, and the altered extension region has a halo ion dopant concentration of greater than about 5E18 atoms/cm3. The altered halo region is in direct contact with the altered extension region.Type: GrantFiled: March 26, 2012Date of Patent: May 6, 2014Assignee: International Business Machines CorporationInventors: Matthew J. Breitwisch, Roger W. Cheek, Jeffrey B. Johnson, Chung H. Lam, Beth A. Rainey, Michael J. Zierak
-
Patent number: 8686391Abstract: A method of manufacturing an electrode is provided that includes providing a pillar of a first phase change material atop a conductive structure of a dielectric layer; or the inverted structure; forming an insulating material atop dielectric layer and adjacent the pillar, wherein an upper surface of the first insulating material is coplanar with an upper surface of the pillar; recessing the upper surface of the pillar below the upper surface of the insulating material to provide a recessed cavity; and forming a second phase change material atop the recessed cavity and the upper surface of the insulating material, wherein the second phase change material has a greater phase resistivity than the first phase change material.Type: GrantFiled: September 12, 2012Date of Patent: April 1, 2014Assignee: International Business Machines CorporationInventors: Alejandro G. Schrott, Chung H. Lam, Eric A. Joseph, Matthew J. Breitwisch, Roger W. Cheek
-
Patent number: 8648326Abstract: An example embodiment is a phase change memory cell that includes a bottom contact and an electrically insulating layer disposed over the bottom contact. The electrically insulating layer defines an elongated via. Furthermore, a bottom electrode is disposed at least partially in the via. The bottom electrode includes a sleeve of a first electrically conductive material surrounding a rod of a second electrically conductive material. The first electrically conductive material and the second electrically conductive material have different specific electrical resistances. The memory cell also includes a phase change layer electrically coupled to the first electrode.Type: GrantFiled: July 27, 2011Date of Patent: February 11, 2014Assignee: International Business Machines CorporationInventors: Matthew J. Breitwisch, Bipin Rajendran
-
Patent number: 8633464Abstract: A method for fabricating a phase change memory device including a plurality of in via phase change memory cells includes forming pillar heaters formed of a conductive material along a contact surface of a substrate corresponding to each of an array of conductive contacts to be connected to access circuitry, forming a dielectric layer along exposed areas of the substrate surrounding the pillar heaters, forming an interlevel dielectric (ILD) layer above the dielectric layer, etching a via to the dielectric layer, each via corresponding to each of pillar heater such that an upper surface of each pillar heater is exposed within each via, recessing each pillar heater, depositing phase change material in each via on each recessed pillar heater, recessing the phase change material within each via, and forming a top electrode within the via on the phase change material.Type: GrantFiled: January 16, 2012Date of Patent: January 21, 2014Assignee: International Business Machines CorporationInventors: Matthew J. Breitwisch, Roger W. Cheek, Eric A. Joseph, Chung H. Lam, Alejandro G. Schrott
-
Patent number: 8589320Abstract: A neuromorphic system includes a plurality of synapse blocks electrically connected to a plurality of neuron circuit blocks. The plurality of synapse blocks includes a plurality of neuromorphic circuits. Each neuromorphic circuit includes a field effect transistor in a diode configuration electrically connected to variable resistance material, where the variable resistance material provides a programmable resistance value. Each neuromorphic circuit also includes a first junction electrically connected to the variable resistance material and an output of one or more of the neuron circuit blocks, and a second junction electrically connected to the field effect transistor and an input of one or more of the neuron circuit blocks.Type: GrantFiled: July 13, 2012Date of Patent: November 19, 2013Assignee: International Business Machines CorporationInventors: Matthew J. Breitwisch, Chung Hon Lam, Dharmendra S. Modha, Bipin Rajendran
-
Publication number: 20130295742Abstract: A method to enhance the programmability of a prompt-shift device is provided, which reduces the programming time to sub-millisecond times, by altering the extension and halo implants, instead of simply omitting the same from one side of the device as is the case in the prior art prompt-shift devices. In one embodiment, no additional masks are employed. The altered extension implant is performed at a reduced ion dose as compared to a conventional extension implant process, while the altered halo implant is performed at a higher ion dose than a conventional halo implant. The altered halo/extension implant shifts the peak of the electrical field to under an extension dielectric spacer.Type: ApplicationFiled: July 3, 2013Publication date: November 7, 2013Inventors: Matthew J. Breitwisch, Roger W. Cheek, Jeffrey B. Johnson, Chung H. Lam, Beth A. Lawrence, Michael J. Zierak