Patents by Inventor Matthias Zigldrum
Matthias Zigldrum has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240038848Abstract: A method of fabricating a semiconductor device includes: epitaxially growing a multilayer Group-III nitride structure on a first surface of a substrate; removing portions of the multilayer structure to form a mesa arranged on the first surface; applying insulating material to the first surface of the substrate so that side faces of the mesa are embedded in the insulating material; forming an electrode on a top surface of the mesa; forming a via in the insulating material that extends from the top surface of the insulating material to the first surface of the substrate; inserting conductive material into the via to form a conductive via; applying an electrically conductive redistribution structure to the upper surface and electrically connecting the conductive via to the electrode; and successively removing portions of a second surface of the substrate, to expose the insulating material and form a worked second surface including the insulating material.Type: ApplicationFiled: October 11, 2023Publication date: February 1, 2024Inventors: Helmut Brech, Carsten Ahrens, Matthias Zigldrum
-
Publication number: 20240030334Abstract: In an embodiment, a Group III nitride-based semiconductor device includes: a multilayer Group III nitride-based structure including a first major surface; and a source electrode, a gate electrode and a drain electrode arranged on the first major surface. The gate electrode is laterally arranged between the source electrode and the drain electrode and a metallization structure arranged on the first major surface. The metallization structure includes an electrically insulating layer arranged on the source electrode, the gate electrode and the drain electrode and a conductive redistribution structure electrically connected to the source electrode, the gate electrode and the drain electrode. One or more cavities are located in the electrically insulating layer of the metallization structure.Type: ApplicationFiled: July 14, 2023Publication date: January 25, 2024Inventors: Helmut Brech, Albert Birner, Michaela Braun, Jan Ropohl, Matthias Zigldrum
-
Patent number: 11817482Abstract: A semiconductor device includes a composite layer having a first and second opposing surfaces. The composite layer includes a mesa and a first insulating layer. The mesa has top and bottom surfaces and side faces. The side faces are embedded in the first insulating layer. The mesa includes a Group III nitride-based multilayer structure providing a Group III nitride based device having first and second electrodes arranged on the mesa top surface. First and second outer contacts are positioned on the second surface of the composite layer. A first conductive via extends through the first insulating layer and is electrically coupled to the first electrode on the mesa top surface and to the first outer contact. A second conductive via extends through the first insulating layer and is electrically coupled to the second electrode on the mesa top surface and to the second outer contact.Type: GrantFiled: August 20, 2020Date of Patent: November 14, 2023Assignee: Infineon Technologies AGInventors: Helmut Brech, Carsten Ahrens, Matthias Zigldrum
-
Publication number: 20210057528Abstract: A semiconductor device includes a composite layer having a first and second opposing surfaces. The composite layer includes a mesa and a first insulating layer. The mesa has top and bottom surfaces and side faces. The side faces are embedded in the first insulating layer. The mesa includes a Group III nitride-based multilayer structure providing a Group III nitride based device having first and second electrodes arranged on the mesa top surface. First and second outer contacts are positioned on the second surface of the composite layer. A first conductive via extends through the first insulating layer and is electrically coupled to the first electrode on the mesa top surface and to the first outer contact. A second conductive via extends through the first insulating layer and is electrically coupled to the second electrode on the mesa top surface and to the second outer contact.Type: ApplicationFiled: August 20, 2020Publication date: February 25, 2021Inventors: Helmut Brech, Carsten Ahrens, Matthias Zigldrum
-
Patent number: 10672686Abstract: A method of forming a conductive through substrate via includes forming an opening in a first surface of a semiconductor substrate comprising a LDMOS transistor structure in the first surface, forming a first conductive layer in a first portion of the opening in the semiconductor substrate using first deposition parameters such that the first conductive layer fills the opening in the first portion, and forming a second conductive layer on the first conductive layer in a second portion of the opening using second deposition parameters such that the second conductive layer bounds a gap in the second portion.Type: GrantFiled: August 8, 2019Date of Patent: June 2, 2020Assignee: Infineon Technologies AGInventors: Albert Birner, Helmut Brech, Matthias Zigldrum
-
Patent number: 10665531Abstract: In an embodiment, a semiconductor device includes a semiconductor substrate having a front surface, a lateral transistor arranged in the front surface of the semiconductor substrate and having an intrinsic source, and a through substrate via. A first conductive layer lines side walls of the through substrate via and extends from the through substrate via onto the front surface of the semiconductor substrate and is electrically coupled with the intrinsic source of the lateral transistor.Type: GrantFiled: February 11, 2019Date of Patent: May 26, 2020Assignee: Infineon Technologies AGInventors: Albert Birner, Helmut Brech, Matthias Zigldrum
-
Patent number: 10629575Abstract: A semiconductor chip assembly includes first and second semiconductor dies that each include opposite facing upper and lower sides and an outer edge side, and an electrical interposer having opposite facing first and second conductive surfaces and a conductive connection between the conductive surfaces. The second semiconductor die is mounted on top of the first semiconductor die and the interposer such that the lower side of the second semiconductor die faces the first semiconductor die and the interposer, a first lateral section of the second semiconductor die at least partially covers the upper side of the first semiconductor die, and a second lateral section of the second semiconductor die extends past the outer edge side of the first semiconductor die. The first conductive surface is electrically connected to a first terminal that is disposed on a lower side of the second semiconductor die.Type: GrantFiled: December 13, 2018Date of Patent: April 21, 2020Assignee: Infineon Techologies AGInventors: Thorsten Scharf, Carsten Ahrens, Helmut Brech, Martin Gruber, Thorsten Meyer, Matthias Zigldrum
-
Patent number: 10629727Abstract: In an embodiment, a semiconductor device includes a semiconductor substrate having a front surface, a LDMOS transistor in the front surface, and a metallization structure arranged on the front surface. The metallization structure includes at least one cavity arranged in at least one dielectric layer. Related methods of manufacture are also described.Type: GrantFiled: August 10, 2018Date of Patent: April 21, 2020Assignee: Infineon Technologies AGInventors: Albert Birner, Helmut Brech, Matthias Zigldrum, Michaela Braun, Jan Ropohl
-
Patent number: 10622284Abstract: In an embodiment, a semiconductor device includes a semiconductor substrate, a LDMOS transistor arranged in a front surface of the semiconductor substrate and a conductive through substrate via. The conductive through substrate via includes a via extending from the front surface to a rear surface of the semiconductor substrate, a conductive plug filling a first portion of the via and a conductive liner layer lining side walls of a second portion of the via and electrically coupled to the conductive plug.Type: GrantFiled: June 24, 2016Date of Patent: April 14, 2020Assignee: Infineon Technologies AGInventors: Albert Birner, Helmut Brech, Matthias Zigldrum
-
Publication number: 20190363038Abstract: A method of forming a conductive through substrate via includes forming an opening in a first surface of a semiconductor substrate comprising a LDMOS transistor structure in the first surface, forming a first conductive layer in a first portion of the opening in the semiconductor substrate using first deposition parameters such that the first conductive layer fills the opening in the first portion, and forming a second conductive layer on the first conductive layer in a second portion of the opening using second deposition parameters such that the second conductive layer bounds a gap in the second portion.Type: ApplicationFiled: August 8, 2019Publication date: November 28, 2019Inventors: Albert Birner, Helmut Brech, Matthias Zigldrum
-
Patent number: 10410956Abstract: In an embodiment, a semiconductor device includes a semiconductor substrate, a LDMOS transistor arranged in a front surface of the semiconductor substrate and a conductive through substrate via. The conductive through substrate via includes a via extending from the front surface to a rear surface of the semiconductor substrate, a conductive plug filling a first portion of the via and a conductive liner layer lining side walls of a second portion of the via and electrically coupled to the conductive plug.Type: GrantFiled: June 24, 2016Date of Patent: September 10, 2019Assignee: Infineon Technologies AGInventors: Albert Birner, Helmut Brech, Matthias Zigldrum
-
Patent number: 10340334Abstract: In an embodiment, a semiconductor device includes a semiconductor substrate having a bulk resistivity ??100 Ohm.cm, a front surface and a rear surface. An LDMOS transistor is arranged in the semiconductor substrate. A RESURF structure including a doped buried layer is arranged in the semiconductor substrate. The LDMOS transistor includes a body contact region doped with a first conductivity type, and a source region disposed in the body contact region and doped with a second conductivity type opposite the first conductivity type. The source region includes a first well and a second well of the same second conductivity type. The first well is more highly doped than the second well. The first well extends from inside the body contact region to outside of a lateral extent of the body contact region in a direction towards a source side of a gate of the LDMOS transistor.Type: GrantFiled: May 23, 2018Date of Patent: July 2, 2019Assignee: Infineon Technologies AGInventors: Albert Birner, Helmut Brech, Matthias Zigldrum, Michaela Braun, Christian Eckl
-
Publication number: 20190172771Abstract: In an embodiment, a semiconductor device includes a semiconductor substrate having a front surface, a lateral transistor arranged in the front surface of the semiconductor substrate and having an intrinsic source, and a through substrate via. A first conductive layer lines side walls of the through substrate via and extends from the through substrate via onto the front surface of the semiconductor substrate and is electrically coupled with the intrinsic source of the lateral transistor.Type: ApplicationFiled: February 11, 2019Publication date: June 6, 2019Inventors: Albert Birner, Helmut Brech, Matthias Zigldrum
-
Patent number: 10304789Abstract: In an embodiment, a method includes forming a first opening in a front surface of a semiconductor substrate including a LDMOS transistor structure, and covering the first opening with a first layer to form an enclosed cavity defined by material of the semiconductor substrate and the first layer. The material of the first layer lines sidewalls of the enclosed cavity.Type: GrantFiled: May 22, 2018Date of Patent: May 28, 2019Assignee: Infineon Technologies AGInventors: Helmut Brech, Albert Birner, Matthias Zigldrum, Michaela Braun, Jan Ropohl
-
Patent number: 10242932Abstract: In an embodiment, a semiconductor device includes a semiconductor substrate having a front surface, a LDMOS transistor arranged in the front surface of the substrate and having an intrinsic source, and a through substrate via. A first conductive layer lines sidewalls of the through substrate via and extends from the through substrate via onto the front surface of the semiconductor substrate and is electrically coupled with the intrinsic source.Type: GrantFiled: June 24, 2016Date of Patent: March 26, 2019Assignee: Infineon Technologies AGInventors: Albert Birner, Helmut Brech, Matthias Zigldrum
-
Publication number: 20180350981Abstract: In an embodiment, a semiconductor device includes a semiconductor substrate having a front surface, a LDMOS transistor in the front surface, and a metallization structure arranged on the front surface. The metallization structure includes at least one cavity arranged in at least one dielectric layer. Related methods of manufacture are also described.Type: ApplicationFiled: August 10, 2018Publication date: December 6, 2018Inventors: Albert Birner, Helmut Brech, Matthias Zigldrum, Michaela Braun, Jan Ropohl
-
Publication number: 20180277501Abstract: In an embodiment, a method includes forming a first opening in a front surface of a semiconductor substrate including a LDMOS transistor structure, and covering the first opening with a first layer to form an enclosed cavity defined by material of the semiconductor substrate and the first layer. The material of the first layer lines sidewalls of the enclosed cavity.Type: ApplicationFiled: May 22, 2018Publication date: September 27, 2018Inventors: Helmut Brech, Albert Birner, Matthias Zigldrum, Michaela Braun, Jan Ropohl
-
Publication number: 20180269279Abstract: In an embodiment, a semiconductor device includes a semiconductor substrate having a bulk resistivity ??100 Ohm.cm, a front surface and a rear surface. An LDMOS transistor is arranged in the semiconductor substrate. A RESURF structure including a doped buried layer is arranged in the semiconductor substrate. The LDMOS transistor includes a body contact region doped with a first conductivity type, and a source region disposed in the body contact region and doped with a second conductivity type opposite the first conductivity type. The source region includes a first well and a second well of the same second conductivity type. The first well is more highly doped than the second well. The first well extends from inside the body contact region to outside of a lateral extent of the body contact region in a direction towards a source side of a gate of the LDMOS transistor.Type: ApplicationFiled: May 23, 2018Publication date: September 20, 2018Inventors: Albert Birner, Helmut Brech, Matthias Zigldrum, Michaela Braun, Christian Eckl
-
Patent number: 10050139Abstract: In an embodiment, a semiconductor device includes a semiconductor substrate having a front surface, a LDMOS transistor in the front surface, and a metallization structure arranged on the front surface. The metallization structure includes at least one cavity arranged in at least one dielectric layer.Type: GrantFiled: June 24, 2016Date of Patent: August 14, 2018Assignee: Infineon Technologies AGInventors: Albert Birner, Helmut Brech, Matthias Zigldrum, Michaela Braun, Jan Ropohl
-
Patent number: 10026806Abstract: In an embodiment, a high frequency amplifying circuit includes a semiconductor device. The semiconductor device includes a semiconductor substrate having a bulk resistivity ??100 Ohm·cm, a front surface and a rear surface, an LDMOS (Lateral Diffused Metal Oxide Semiconductor) transistor in the semiconductor substrate, and a RESURF structure comprising a doped buried layer arranged in the semiconductor substrate, spaced at a distance from the front surface and the rear surface, and coupled with at least one of a channel region and a body contact region of the LDMOS transistor.Type: GrantFiled: March 14, 2017Date of Patent: July 17, 2018Assignee: Infineon Technologies AGInventors: Albert Birner, Helmut Brech, Matthias Zigldrum, Michaela Braun, Christian Eckl