Patents by Inventor Maureen R. Brongo
Maureen R. Brongo has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7060557Abstract: A method for fabricating a capacitor on a semiconductor substrate is disclosed. The method may include simultaneously forming at least one via and at least one upper capacitor plate opening in a first dielectric layer having an underlying cap dielectric layer deposited over a first material region having a first conductive material within a conductive region and forming a trench above the via. The underlying cap dielectric layer may be modified in a way that increases its dielectric constant as a result of simultaneously be heated by a heat source and impinged with and energy beam. The method may also include filling the via, trench, and upper capacitor plate opening with a second conductive material resulting in an integrated circuit structure and employing CMP to remove any excess second conductive material from the integrated circuit structure.Type: GrantFiled: July 5, 2002Date of Patent: June 13, 2006Assignee: Newport Fab, LLC, Inc.Inventors: Bin Zhao, Qizhi Liu, Maureen R. Brongo
-
Patent number: 6984577Abstract: A damascene interconnect that reduces interconnect intra-layer capacitance and/or inter-layer capacitance is provided. The damascene interconnect structure has air gaps between metal lines and/or metal layers. The interconnect structure is fabricated to a via level through a processing step prior to forming contact vias, then one or more air gaps are formed into the damascene structure so that the air gaps are positioned between selected metal lines. A sealing layer is then deposited over the damascene structure to seal the air gaps.Type: GrantFiled: September 20, 2000Date of Patent: January 10, 2006Assignee: Newport Fab, LLCInventors: Bin Zhao, Maureen R. Brongo
-
Patent number: 6836400Abstract: A method for fabrication of ceramic tantalum nitride and improved structures based thereon is disclosed. According to the disclosed method, an ionized metal plasma (“IMP”) tool is used to create a plasma containing tantalum ions where the plasma is sustained by a mixture of nitrogen and argon gases. The percentage of nitrogen partial flow in the mixture of gases is adjusted so as to result in a layer of tantalum nitride with a nitrogen content of at least 30%. With a nitrogen content of at least 30%, the tantalum nitride becomes ceramic. The ceramic tantalum nitride presents a number of advantages. For example, the fabrication of ceramic tantalum nitride can be easily incorporated into fabrication of semiconductor chips using copper as the interconnect metal. Also, ceramic tantalum nitride can be used as an effective etch stop layer.Type: GrantFiled: January 16, 2001Date of Patent: December 28, 2004Assignee: Newport Fab, LLCInventors: Hadi Abdul-Ridha, David T. Young, Maureen R. Brongo
-
Patent number: 6798065Abstract: Method and apparatus for plasma etching both metal and inorganic dielectric layers in a single chamber during deep sub-micron semiconductor fabrication. Fluorine based chemistries, or a mixture of fluorine and chlorine based chemistries, are used to etch the inorganic dielectric layer. A switch is then made to chlorine based chemistries, within the same etching chamber, which are utilized to etch the metal layer. Overetching may also be performed with chlorine based chemistries to clear any residuals.Type: GrantFiled: September 19, 2001Date of Patent: September 28, 2004Assignee: Newport Fab, LLCInventors: Shao-Wen Hsia, Michael J. Berg, Maureen R. Brongo
-
Patent number: 6787911Abstract: A method is provided for forming an improved interconnect structure on a semiconductor body. A first metal layer is deposited on the semiconductor body. A sacrificial layer having a height is deposited on the first metal layer. The sacrificial layer and the metal layer are patterned to form separate metal lines with the sacrificial layer remaining on said metal lines. A look material is then deposited to fill the gaps bet n metal lines and to cover the sacrificial layer. The low-k material is then removed to a level within the height of the sacrificial layer. The sacrificial layer is then removed. A prove layer is deposited on top of the metal lines and the look material. A dielectric layer is deposited over the protective layer. The protective layer protects the low-k material from attack by chemicals utilized by subsequent process steps to etch vias in the dielectric layer, to strip photoresist, and to clean the vias.Type: GrantFiled: May 24, 1999Date of Patent: September 7, 2004Assignee: Newport Fab, LLCInventors: Bin Zhao, Maureen R. Brongo
-
Patent number: 6627539Abstract: Interconnects in sub-micron and sub-half-micron integrated circuit devices are fabricated using a dual damascene process incorporating a low-k dielectric. A dual-damascene structure can be implemented without the necessity of building a single damascene base, and without CMP of the low-k dielectric. This structure simplifies the manufacturing process, reduces cost, and effectively reduces intra-level and inter-level capacitance, resistivity, and noise related to substrate coupling. In accordance with a further aspect of the present invention, a modified silicon oxide material such as silsesquioxane is used for the low-k dielectric in conjunction with silicon dioxide cap layers, allowing an improved process window and simplifying the etching process.Type: GrantFiled: September 9, 1998Date of Patent: September 30, 2003Assignee: Newport Fab, LLCInventors: Bin Zhao, Maureen R. Brongo
-
Patent number: 6383821Abstract: A process for manufacturing a semiconductor device includes the formation of tungsten contact plugs suitable for very small geometry devices. As part of the process a tungsten barrier layer is deposited into vias and covering the walls of the vias by a process of ionized metal plasma deposition. The tungsten layer deposited in this manner provides a barrier layer, adhesion layer, and nucleation layer for the subsequent chemical vapor deposition of tungsten contact plug material. Together the two layers of tungsten form contact plugs having a low resistance even when used in the fabrication of very small geometry devices.Type: GrantFiled: October 29, 1999Date of Patent: May 7, 2002Assignee: Conexant Systems, Inc.Inventors: David T. Young, Hadi Abdul-Ridha, Shao-Wen Hsia, Maureen R. Brongo
-
Publication number: 20020016071Abstract: Method and apparatus for plasma etching both metal and inorganic dielectric layers in a single chamber during deep sub-micron semiconductor fabrication. Fluorine based chemistries, or a mixture of fluorine and chlorine based chemistries, are used to etch the inorganic dielectric layer. A switch is then made to chlorine based chemistries, within the same etching chamber, which are utilized to etch the metal layer. Overetching may also be performed with chlorine based chemistries to clear any residuals.Type: ApplicationFiled: September 19, 2001Publication date: February 7, 2002Inventors: Shao-Wen Hsia, Michael J. Berg, Maureen R. Brongo
-
Patent number: 6328848Abstract: Method and apparatus for plasma etching both metal and inorganic dielectric layers in a single chamber during deep sub-micron semiconductor fabrication. Fluorine based chemistries, or a mixture of fluorine and chlorine based chemistries, are used to etch the inorganic dielectric layer. A switch is then made to chlorine based chemistries, within the same etching chamber, which are utilized to etch the metal layer. Overetching may also be performed with chlorine based chemistries to clear any residuals.Type: GrantFiled: September 27, 2000Date of Patent: December 11, 2001Assignee: Conexant Systems, Inc.Inventors: Shao-Wen Hsia, Michael J. Berg, Maureen R. Brongo
-
Patent number: 6291361Abstract: Method and apparatus for plasma etching both metal and inorganic dielectric layers in a single chamber during deep sub-micron semiconductor fabrication. Fluorine based chemistries, or a mixture of fluorine and chlorine based chemistries, are used to etch the inorganic dielectric layer. A switch is then made to chlorine based chemistries, within the same etching chamber, which are utilized to etch the metal layer. Overetching may also be performed with chlorine based chemistries to clear any residuals.Type: GrantFiled: March 24, 1999Date of Patent: September 18, 2001Assignee: Conexant Systems, Inc.Inventors: Shao-Wen Hsia, Michael J. Berg, Maureen R. Brongo
-
Publication number: 20010017757Abstract: A method for fabrication of ceramic tantalum nitride and improved structures based thereon is disclosed. According to the disclosed method, an ionized metal plasma (“IMP”) tool is used to create a plasma containing tantalum ions where the plasma is sustained by a mixture of nitrogen and argon gases. The percentage of nitrogen partial flow in the mixture of gases is adjusted so as to result in a layer of tantalum nitride with a nitrogen content of at least 30%. With a nitrogen content of at least 30%, the tantalum nitride becomes ceramic. The ceramic tantalum nitride presents a number of advantages. For example, the fabrication of ceramic tantalum nitride can be easily incorporated into fabrication of semiconductor chips using copper as the interconnect metal. Also, ceramic tantalum nitride can be used as an effective etch stop layer.Type: ApplicationFiled: January 16, 2001Publication date: August 30, 2001Applicant: Conexant Systems, Inc.Inventors: Hadi Abdul-Ridha, David T. Young, Maureen R. Brongo
-
Patent number: 6271127Abstract: Method for dual damascene metallization of semiconductor workpieces which uses a process for creating an etch stop in an insulator thereby eliminating the need for deposition of an etch stop layer. Electron beam exposure is used to cure the insulator, or material having a low dielectric constant. Application of the electron beam to the low dielectric constant material converts the topmost layer of the low dielectric constant material to an etch stop layer, while rapid thermal heating cures the remainder of the low dielectric constant material. Creation of an etch stop layer in the low dielectric constant material can also be achieved by curing the low dielectric constant material using ion implantation.Type: GrantFiled: June 10, 1999Date of Patent: August 7, 2001Assignee: Conexant Systems, Inc.Inventors: Qizhi Liu, David Feiler, Bin Zhao, Maureen R. Brongo
-
Patent number: 6251796Abstract: A method for fabrication of ceramic tantalum nitride and improved structures based thereon is disclosed. According to the disclosed method, an ionized metal plasma (“IMP”) tool is used to create a plasma containing tantalum ions where the plasma is sustained by a mixture of nitrogen and argon gases. The percentage of nitrogen partial flow in the mixture of gases is adjusted so as to result in a layer of tantalum nitride with a nitrogen content of at least 30%. With a nitrogen content of at least 30%, the tantalum nitride becomes ceramic. The ceramic tantalum nitride presents a number of advantages. For example, the fabrication of ceramic tantalum nitride can be easily incorporated into fabrication of semiconductor chips using copper as the interconnect metal. Also, ceramic tantalum nitride can be used as an effective etch stop layer.Type: GrantFiled: February 24, 2000Date of Patent: June 26, 2001Assignee: Conexant Systems, Inc.Inventors: Hadi Abdul-Ridha, David T. Young, Maureen R. Brongo
-
Patent number: 6245663Abstract: Methods and structures are disclosed for advanced interconnects in sub-micron and sub-half-micron integrated circuit devices fabricated using a single damascene process. a dielectric etch-stop layer (e.g., silicon nitride) is deposited subsequent to rather than prior to CMP processing of the previous metallization layer (e.g., the conductive plug). This scheme effectively eliminates the effect of CMP-induced erosion on the etch-stop layer and therefore allows an extremely thin etch stop to be used. Moreover, a high etch-selectivity can be obtained for the trench etch, and all etch-stop material is removed from beneath the interconnect metal, thereby reducing parasitic effects. A patterned dielectric layer is used as a metal cap in place of the standard blanket silicon nitride layer, thus preventing the formation of blisters and bubbles associated with trapped moisture and gasses, and reducing interconnect capacitance.Type: GrantFiled: September 30, 1998Date of Patent: June 12, 2001Assignee: Conexant Systems, Inc.Inventors: Bin Zhao, Maureen R. Brongo
-
Patent number: 6187672Abstract: A method is provided for forming an improved interconnect structure on a semiconductor body. A first metal layer is deposited on the semiconductor body. A sacrificial layer having a height is deposited on the first metal layer. The sacrificial layer and the metal layer are patterned to form separate metal lines with the sacrificial layer remaining on said metal lines. A low-k material is then deposited to fill the gaps between metal lines and to cover the sacrificial layer. The low-k material is then removed to a level within the height of the sacrificial layer. The sacrificial layer is then removed. A protective layer is deposited on top of the metal lines and the low-k material. A dielectric layer is deposited over the protective layer. The protective layer protects the low-k material from attack by chemicals utilized by subsequent process steps to etch vias in the dielectric layer, to strip photo-resist, and to clean the vias.Type: GrantFiled: September 22, 1998Date of Patent: February 13, 2001Assignee: Conexant Systems, Inc.Inventors: Bin Zhao, Maureen R. Brongo