Patents by Inventor Maurice Marks
Maurice Marks has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9529610Abstract: Systems and methods for executing non-native instructions in a computing system having a processor configured to execute native instructions are provided. A dynamic translator uses instruction code translation in parallel with just-in-time (JIT) compilation to execute the non-native instructions. Non-native instructions may be interpreted to generate instruction codes, which may be stored in a shadow memory. During a subsequent scheduling of a non-native instruction for execution, the corresponding instruction code may be retrieved from the shadow memory and executed, thereby avoiding reinterpreting the non-native instruction. In addition, the JIT compiler may compile instruction codes to generate native instructions, which may be made available for execution, further speeding up the execution process.Type: GrantFiled: December 30, 2013Date of Patent: December 27, 2016Assignee: Unisys CorporationInventors: Andrew T Jennings, Charles R Caldarale, Maurice Marks, Kevin Harris
-
Patent number: 9524178Abstract: Systems and methods for executing non-native instructions in a computing system having a processor configured to execute native instructions are provided. A dynamic translator uses instruction code translation in parallel with just-in-time (JIT) compilation to execute the non-native instructions. Non-native instructions may be interpreted to generate instruction codes, which may be stored in a shadow memory. During a subsequent scheduling of a non-native instruction for execution, the corresponding instruction code may be retrieved from the shadow memory and executed, thereby avoiding reinterpreting the non-native instruction. In addition, the JIT compiler may compile instruction codes to generate native instructions, which may be made available for execution, further speeding up the execution process.Type: GrantFiled: December 30, 2013Date of Patent: December 20, 2016Assignee: Unisys CorporationInventors: Andrew T Jennings, Charles R Caldarale, Maurice Marks, Kevin Harris
-
Patent number: 9213563Abstract: Systems and methods for executing non-native instructions in a computing system having a processor configured to execute native instructions are provided. A dynamic translator uses instruction code translation in parallel with just-in-time (JIT) compilation to execute the non-native instructions. Non-native instructions may be interpreted to generate instruction codes, which may be stored in a shadow memory. During a subsequent scheduling of a non-native instruction for execution, the corresponding instruction code may be retrieved from the shadow memory and executed, thereby avoiding reinterpreting the non-native instruction. In addition, the JIT compiler may compile instruction codes to generate native instructions, which may be made available for execution, further speeding up the execution process.Type: GrantFiled: December 30, 2013Date of Patent: December 15, 2015Assignee: Unisys CorporationInventors: Andrew T. Jennings, Charles R Caldarale, Maurice Marks, Kevin W Harris
-
Patent number: 9201635Abstract: A method for executing non-native instructions in a computing system having a processor configured to execute native instructions may include fetching a first non-native instruction from a plurality of non-native instructions; interpreting the first non-native instruction to generate a first instruction code; compiling the first instruction code to generate a first native instruction corresponding to the first non-native instruction; determining whether to execute the first instruction code or the generated first native instruction; and implementing a first virtual machine instruction corresponding to the first non-native instruction based, at least in part, on determining whether to execute the first instruction code or the first native instruction.Type: GrantFiled: December 30, 2013Date of Patent: December 1, 2015Assignee: Unisys CorporationInventors: Andrew T Jennings, Charles R Caldarale, Kevin Harris, Maurice Marks
-
Patent number: 9183018Abstract: Systems and methods for executing non-native instructions in a computing system having a processor configured to execute native instructions are provided. A dynamic translator uses instruction code translation in parallel with just-in-time (JIT) compilation to execute the non-native instructions. Non-native instructions may be interpreted to generate instruction codes, which may be stored in a shadow memory. During a subsequent scheduling of a non-native instruction for execution, the corresponding instruction code may be retrieved from the shadow memory and executed, thereby avoiding reinterpreting the non-native instruction. In addition, the JIT compiler may compile instruction codes to generate native instructions, which may be made available for execution, further speeding up the execution process.Type: GrantFiled: December 30, 2013Date of Patent: November 10, 2015Inventors: Andrew T Jennings, Charles R Caldarale, Gregory Heimann, Maurice Marks, Kevin Harris
-
Publication number: 20150277861Abstract: A method for executing non-native instructions in a computing system having a processor configured to execute native instructions may include fetching a first non-native instruction from a plurality of non-native instructions; interpreting the first non-native instruction to generate a first instruction code; compiling the first instruction code to generate a first native instruction corresponding to the first non-native instruction; determining whether to execute the first instruction code or the generated first native instruction; and implementing a first virtual machine instruction corresponding to the first non-native instruction based, at least in part, on determining whether to execute the first instruction code or the first native instruction.Type: ApplicationFiled: December 30, 2013Publication date: October 1, 2015Applicant: Unisys CorporationInventors: ANDREW T. JENNINGS, Charles R. Caldarale, Kevin W. Harris, MAURICE MARKS
-
Publication number: 20150186167Abstract: Systems and methods for executing non-native instructions in a computing system having a processor configured to execute native instructions are provided. A dynamic translator uses instruction code translation in parallel with just-in-time (JIT) compilation to execute the non-native instructions. Non-native instructions may be interpreted to generate instruction codes, which may be stored in a shadow memory. During a subsequent scheduling of a non-native instruction for execution, the corresponding instruction code may be retrieved from the shadow memory and executed, thereby avoiding reinterpreting the non-native instruction. In addition, the JIT compiler may compile instruction codes to generate native instructions, which may be made available for execution, further speeding up the execution process.Type: ApplicationFiled: December 30, 2013Publication date: July 2, 2015Applicant: Unisys CorporationInventors: Andrew T. Jennings, Charles R. Caldarale, Maurice Marks, Kevin Harris
-
Publication number: 20150186168Abstract: Systems and methods for executing non-native instructions in a computing system having a processor configured to execute native instructions are provided. A dynamic translator uses instruction code translation in parallel with just-in-time (JIT) compilation to execute the non-native instructions. Non-native instructions may be interpreted to generate instruction codes, which may be stored in a shadow memory. During a subsequent scheduling of a non-native instruction for execution, the corresponding instruction code may be retrieved from the shadow memory and executed, thereby avoiding reinterpreting the non-native instruction. In addition, the JIT compiler may compile instruction codes to generate native instructions, which may be made available for execution, further speeding up the execution process.Type: ApplicationFiled: December 30, 2013Publication date: July 2, 2015Applicant: Unisys CorporationInventors: Andrew T. Jennings, Charles R. Caldarale, Gregory Heimann, Maurice Marks, Kevin Harris
-
Publication number: 20150186166Abstract: Systems and methods for executing non-native instructions in a computing system having a processor configured to execute native instructions are provided. A dynamic translator uses instruction code translation in parallel with just-in-time (JIT) compilation to execute the non-native instructions. Non-native instructions may be interpreted to generate instruction codes, which may be stored in a shadow memory. During a subsequent scheduling of a non-native instruction for execution, the corresponding instruction code may be retrieved from the shadow memory and executed, thereby avoiding reinterpreting the non-native instruction. In addition, the JIT compiler may compile instruction codes to generate native instructions, which may be made available for execution, further speeding up the execution process.Type: ApplicationFiled: December 30, 2013Publication date: July 2, 2015Applicant: Unisys CorporationInventors: Andrew T. Jennings, Charles R. Caldarale, Gregory Heimann, Maurice Marks, Kevin Harris
-
Publication number: 20150186169Abstract: Systems and methods for executing non-native instructions in a computing system having a processor configured to execute native instructions are provided. A dynamic translator uses instruction code translation in parallel with just-in-time (JIT) compilation to execute the non-native instructions. Non-native instructions may be interpreted to generate instruction codes, which may be stored in a shadow memory. During a subsequent scheduling of a non-native instruction for execution, the corresponding instruction code may be retrieved from the shadow memory and executed, thereby avoiding reinterpreting the non-native instruction. In addition, the JIT compiler may compile instruction codes to generate native instructions, which may be made available for execution, further speeding up the execution process.Type: ApplicationFiled: December 30, 2013Publication date: July 2, 2015Applicant: Unisys CorporationInventors: Andrew T. Jennings, Charles R. Caldarale, Maurice Marks, Kevin Harris
-
Publication number: 20150186170Abstract: Systems and methods for executing nonnative instructions in a computing system having a processor configured to execute native instructions are provided. A dynamic translator uses instruction code translation in parallel with just-in-time (JIT) compilation to execute the non-native instructions. Non-native instructions may be interpreted to generate instruction codes, which may be stored in a shadow memory. During a subsequent scheduling of a non-native instruction for execution, the corresponding instruction code may be retrieved from the shadow memory and executed, thereby avoiding reinterpreting the non-native instruction. In addition, the JIT compiler may compile instruction codes to generate native instructions, which may be made available for execution, further speeding up the execution process.Type: ApplicationFiled: December 30, 2013Publication date: July 2, 2015Applicant: UNISYS CORPORATIONInventors: Andrew T. Jennings, Charles R. Caldarale, Maurice Marks, Kevin W. Harris
-
Patent number: 8669384Abstract: A process for preparing a divinylarene dioxide including (a) reacting at least one divinylarene with hypochlorous acid to form a chlorohydrin; and (b) treating the chlorohydrin formed in step (a) with at least one base, under conditions to form a divinylarene dioxide product.Type: GrantFiled: March 4, 2011Date of Patent: March 11, 2014Assignee: Dow Global Technologies Inc.Inventors: Eric B. Ripplinger, David Jean, David Burow, Khiet Pham, Maurice Marks, Gyongyi Gulyas
-
Patent number: 7272148Abstract: A structure for coupling together addressably disparate nodes, such as IPv4 nodes and IPv6 nodes, without the use of an application level gateway. Instead, the system includes two executable applications, HEART and ECHO, that avoid the necessity of an application level gateway. In general, HEART and ECHO cooperate with each other through a network address translator-protocol translator (NAT-PT) to cause the NAT-PT to temporarily assign an IPv4 address to a control session between the IPv4 and IPv6 nodes and also prevent the control session from timing out due to lack of timely communications between the IPv4 and IPv6 nodes.Type: GrantFiled: June 27, 2002Date of Patent: September 18, 2007Assignee: Hewlett-Packard Development Company, L.P.Inventors: Defu Zhang, Maurice Marks
-
Publication number: 20040001509Abstract: A structure for coupling together addressably disparate nodes, such as IPv4 nodes and IPv6 nodes, without the use of an application level gateway. Instead, the system includes two executable applications, HEART and ECHO, that avoid the necessity of an application level gateway. In general, HEART and ECHO cooperate with each other through a network address translator-protocol translator (NAT-PT) to cause the NAT-PT to temporarily assign an IPv4 address to a control session between the IPv4 and IPv6 nodes and also prevent the control session from timing out due to lack of timely communications between the IPv4 and IPv6 nodes.Type: ApplicationFiled: June 27, 2002Publication date: January 1, 2004Applicant: Compaq Information Technologies Group, L.P.Inventors: Defu Zhang, Maurice Marks