Patents by Inventor Maurizio Branchetti
Maurizio Branchetti has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6898745Abstract: An integrated device having a pad receiving, in a standard operative condition, an input signal having a first value and, in a test operative condition, a test voltage having a second value higher than the first value; an input stage connected to the pad and including an electronic component having a first terminal connected to the pad; a third-level detecting stage connected to the pad and supplying a logic third-level signal having a first level in presence of the input signal and a second level in presence of the test voltage; and a selector connected to a second terminal of the electronic component and structured to connect the second terminal to a reference potential in the presence of the first logic level of the third-level signal and to a biasing voltage higher than the reference potential and lower than the second value in the presence of the second logic level of the third-level signal.Type: GrantFiled: March 2, 2001Date of Patent: May 24, 2005Assignee: STMicroelectronics S.r.l.Inventors: Stefano Zanardi, Maurizio Branchetti, Jacopo Mulatti, Massimiliano Picca
-
Publication number: 20010030568Abstract: An integrated device having a pad receiving, in a standard operative condition, an input signal having a first value and, in a test operative condition, a test voltage having a second value higher than the first value; an input stage connected to the pad and including an electronic component having a first terminal connected to the pad; a third-level detecting stage connected to the pad and supplying a logic third-level signal having a first level in presence of the input signal and a second level in presence of the test voltage; and a selector connected to a second terminal of the electronic component and structured to connect the second terminal to a reference potential in the presence of the first logic level of the third-level signal and to a biasing voltage higher than the reference potential and lower than the second value in the presence of the second logic level of the third-level signal.Type: ApplicationFiled: March 2, 2001Publication date: October 18, 2001Inventors: Stefano Zanardi, Maurizio Branchetti, Jacopo Mulatti, Massimiliano Picca
-
Patent number: 6304490Abstract: A biasing device for biasing a memory cell having a substrate bias terminal associated therewith. The biasing device includes a first sub-threshold circuitry block adapted to supply an appropriate current during the device standby phase through a restore transistor connected between a supply voltage reference and the substrate bias terminal of the memory cell, and having a control terminal connected to a bias circuit, in turn connected between the supply voltage reference and a ground voltage reference to drive the restore transistor with a current of limited value.Type: GrantFiled: September 29, 2000Date of Patent: October 16, 2001Assignee: STMicroelectronics S.r.l.Inventors: Giovanni Campardo, Stefano Zanardi, Maurizio Branchetti, Stefano Ghezzi
-
Patent number: 6285614Abstract: A voltage regulator for memory circuits has a differential stage having a non-inverting input terminal receiving a control voltage independent of the temperature; an inverting input terminal connected to a ground voltage reference; a feed terminal connected to a booster circuit adapted for producing a boosted voltage; and an output terminal connected to an output terminal of the voltage regulator, for producing an output voltage reference starting from the comparison of input voltages. The voltage regulator further comprises a connecting transistor inserted between the feed terminal and the output terminal of the differential stage, the connecting transistor being source follower having a control terminal connected to the output terminal of the differential stage, as well as a source terminal connected to the output terminal of the voltage regulator, in such a way as to self-limit the transition of the voltage on the output terminal.Type: GrantFiled: June 26, 2000Date of Patent: September 4, 2001Assignee: STMicroelectronics S.r.l.Inventors: Jacopo Mulatti, Marcello Carrera, Stefano Zanardi, Maurizio Branchetti
-
Patent number: 6249172Abstract: Circuit for discharging to ground, supplied by a supply voltage, comprising a reference voltage, a negative potential node, first circuitry adapted to couple the negative potential node to the reference voltage in response to a control signal. Second circuitry is provided adapted to determine in the first circuitry the passage of a controlled current for the discharge of the negative potential node.Type: GrantFiled: March 24, 1999Date of Patent: June 19, 2001Assignee: STMicroelectronics S.r.l.Inventors: Andrea Ghilardelli, Stefano Commodaro, Maurizio Branchetti, Jacopo Mulatti
-
Patent number: 6157225Abstract: A driving circuit supplied by a supply voltage and a reference voltage, generates an output signal and comprises a first circuit adapted to selectively couple the output signal to the reference voltage or to an internal voltage line internal to the driving circuit in response to a first control signal. The driving circuit also includes a switching circuit adapted to selectively couple the internal voltage line to the supply voltage. A boosting circuit is connected to the internal voltage line and is adapted to bring the internal voltage line to a boosted voltage. The switching circuit and the boosting circuit are controlled by a second control signal to be alternatively activatable, in such a way to bring the internal voltage line either to the supply voltage or to the boosted voltage.Type: GrantFiled: January 19, 1999Date of Patent: December 5, 2000Assignee: STMicroelectronics S.r.l.Inventors: Rino Micheloni, Giovanni Campardo, Marco Maccarrone, Maurizio Branchetti
-
Patent number: 6151251Abstract: A biasing device for biasing a memory cell having a substrate bias terminal associated therewith. The biasing device includes a first sub-threshold circuitry block adapted to supply an appropriate current during the device standby phase through a restore transistor connected between a supply voltage reference and the substrate bias terminal of the memory cell, and having a control terminal connected to a bias circuit, in turn connected between the supply voltage reference and a ground voltage reference to drive the restore transistor with a current of limited value.Type: GrantFiled: April 21, 1999Date of Patent: November 21, 2000Assignee: STMicroelectronics S.r.l.Inventors: Giovanni Campardo, Stefano Zanardi, Maurizio Branchetti, Stefano Ghezzi
-
Patent number: 6130572Abstract: A negative charge pump circuit comprises a plurality of charge pump stages connected in series to each other. Each stage has a stage input terminal and a stage output terminal. A first stage has the stage input terminal connected to a reference voltage, a final stage has the stage output terminal operatively connected to an output terminal of the charge pump at which a negative voltage is developed; intermediate stages have the respective stage input terminal connected to the stage output terminal of a preceding stage and the respective stage output terminal connected to the stage input terminal of a following stage.Type: GrantFiled: January 23, 1998Date of Patent: October 10, 2000Assignee: STMicroelectronics S.r.l.Inventors: Andrea Ghilardelli, Jacopo Mulatti, Maurizio Branchetti
-
Patent number: 6101118Abstract: A voltage regulator for memory circuits has a differential stage having a non-inverting input terminal receiving a control voltage independent of the temperature; an inverting input terminal connected to a ground voltage reference; a feed terminal connected to a booster circuit adapted for producing a boosted voltage; and an output terminal connected to an output terminal of the voltage regulator, for producing an output voltage reference starting from the comparison of input voltages. The voltage regulator further comprises a connecting transistor inserted between the feed terminal and the output terminal of the differential stage, the connecting transistor being source follower having a control terminal connected to the output terminal of the differential stage, as well as a source terminal connected to the output terminal of the voltage regulator, in such a way as to self-limit the transition of the voltage on the output terminal.Type: GrantFiled: November 20, 1998Date of Patent: August 8, 2000Assignee: STMicroelectronics, S.r.l.Inventors: Jacopo Mulatti, Marcello Carrera, Stefano Zanardi, Maurizio Branchetti
-
Patent number: 6060753Abstract: A low-noise output stage for an electronic circuit integrated on a semiconductor substrate is disclosed. The low-noise output stage comprises a complementary CMOS transistor pair including a P-channel pull-up transistor and an N-channel pull-down transistor, connected across a first terminal of the electronic circuit to receive a supply voltage, and a second terminal of the electronic circuit to receive a second reference potential. The transistors are connected together to form an output terminal of the electronic circuit for connection to an external load. The pull-down transistor is formed in a three-well structure to prevent propagation of a discharge current from the external load through the semiconductor substrate.Type: GrantFiled: July 8, 1997Date of Patent: May 9, 2000Assignee: SGS-Thomson Microelectronics S.r.l.Inventors: Giovanni Campardo, Stefano Zanardi, Maurizio Branchetti
-
Patent number: 6016073Abstract: A charge pump includes a plurality of stages connected in series between a reference potential and an output terminal of the charge pump. The plurality of stages includes a first group of stages, proximate to the reference potential, and a second group of stages proximate to the output terminal of the charge pump. Each stage of the first group includes a pass-transistor with first and second terminals respectively connected to an input and an output of the stage, and a first capacitor with a first plate connected to the output of the stage and a second plate driven by a digital signal switching between the reference voltage and a positive voltage. Each stage of the second group includes a junction diode having a first electrode connected to an input of the stage and a second electrode connected to an output of the stage, and a second capacitor having a first plate connected to the output of the stage and a second plate driven by a digital signal switching between the reference voltage and the voltage supply.Type: GrantFiled: November 5, 1997Date of Patent: January 18, 2000Assignee: SGS-Thomson Microelectronics S.r.l.Inventors: Andrea Ghilardelli, Jacopo Mulatti, Maurizio Branchetti
-
Patent number: 5929674Abstract: The present invention relates to an electronic power on reset circuit of the type including a comparator having at least two inputs and one output for receiving a first reference signal from a generator block and a second signal proportional to a supply voltage from a divider block and for producing an output initialization signal. Advantageously the output is connected to a third turn off enablement input of the comparator through the series of an inverter pair. The generator block and the divider block also include respective turn off enablement inputs connected downstream of the inverter pair.Type: GrantFiled: April 30, 1997Date of Patent: July 27, 1999Assignee: SGS-Thomson Microelectronics S.r.l.Inventors: Marco Maccarrone, Stefano Ghezzi, Maurizio Branchetti
-
Patent number: 5822259Abstract: The present invention is directed to a redundant UPROM cell incorporating at least one memory element of the EPROM or flash type having a control terminal and a conduction terminal to be biased, a register with inverters connected to the memory element, and MOS transistors connecting the memory element with a reference low voltage power supply. There is provided a precharge network for the conduction terminal of the flash cell and the network incorporates a complementary pair of transistors. The second transistor of the pair is a natural N-channel MOS type. With the UPROM cell is associated a circuit portion for generating a second live output signal to be applied to the control terminal of the second transistor. The circuit portion includes a timing section and a generation section for the second live output signal.Type: GrantFiled: April 30, 1997Date of Patent: October 13, 1998Assignee: SGS-Thomson Microelectronics S.r.l.Inventors: Marco Maccarrone, Stefano Ghezzi, Maurizio Branchetti
-
Patent number: 5778012Abstract: A memory device including first and second memory cell arrays in which are stored respectively user data and error identification and correction data. The memory device also includes first and second decoding means operationally connected to the first and the second memory cell arrays for producing select user data signals and select error identification and correction data signals. The memory device further includes error identification means operationally coupled to the first and the second decoding means. The memory device also comprises error correction means operationally connected to the first and the second decoding means and to the error identification means. Finally the memory device includes a control unit operationally connected to the second decoding means, to the error identification means and to the error correction means to enable the second decoding means and the error correction means if the error identification means detect an error in the select user data signals.Type: GrantFiled: June 28, 1996Date of Patent: July 7, 1998Assignee: SGS-Thomson Microelectronics S.r.l.Inventors: Maurizio Branchetti, Carla Golla, Giovanni Campardo