Patents by Inventor Mayan Moudgill
Mayan Moudgill has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11928465Abstract: A system and an accelerator circuit including a register file comprising instruction registers to store an instruction for evaluating an elementary function, and data registers comprising a first data register to store an input value. The accelerator circuit further includes a successive cumulative rotation circuit comprising a reconfigurable inner stage to perform a successive cumulative rotation recurrence, and a determination circuit to determine a type of the elementary function based on the instruction, and responsive to determining that the input value is a fixed-point number, configure the reconfigurable inner stage to a configuration for evaluating the type of the elementary function, wherein the successive cumulative rotation circuit is to calculate an evaluation of the elementary function using the reconfigurable inner stage performing the successive cumulative rotation recurrence.Type: GrantFiled: February 20, 2020Date of Patent: March 12, 2024Inventors: Mayan Moudgill, Pablo Balzola, Murugappan Senthivelan, Vaidyanathan Ramdurai, Sitij Agrawal
-
Publication number: 20230350688Abstract: A processor includes a vector register file including vector registers, at least one buffer register, and a vector processing core to receive a vector instruction comprising a first identifier representing a first vector register of the vector registers, and a second identifier representing a second vector register of the vector registers, wherein the first vector register is a source register and the second vector register is a destination register, execute the vector instruction based on data values stored in the first vector register to generate a result and store the result in the at least one buffer register, and copy the result from the at least one buffer register to the second vector register.Type: ApplicationFiled: July 11, 2023Publication date: November 2, 2023Applicant: Optimum Semiconductor Technologies Inc.Inventors: Mayan MOUDGILL, John GLOSSNER
-
Patent number: 11650817Abstract: A processor includes a register file comprising a length register, a vector register file comprising a plurality of vector registers, a mask register file comprising a plurality of mask registers, and a vector instruction execution circuit to execute a masked vector instruction comprising a first length register identifier representing the length register, a first vector register identifier representing a first vector register of the vector register file, and a first mask register identifier representing a first mask register of the mask register file, wherein the length register is to store a length value representing a number of operations to be applied to data elements stored in the first vector register, the first mask register is to store a plurality of mask bits, and a first mask bit of the plurality of mask bits determines whether a corresponding first one of the operations causes an effect.Type: GrantFiled: September 18, 2019Date of Patent: May 16, 2023Assignee: Optimum Semiconductor Technologies Inc.Inventors: Mayan Moudgill, Murugappan Senthilvelan
-
Patent number: 11544214Abstract: A computer processor comprising a vector unit is disclosed. The vector unit may comprise a vector register file comprising at least one register to hold a varying number of elements. The vector unit may further comprise a vector length register file comprising at least one register to specify the number of operations of a vector instruction to be performed on the varying number of elements in the at least one register of the vector register file. The computer processor may be implemented as a monolithic integrated circuit.Type: GrantFiled: May 12, 2015Date of Patent: January 3, 2023Assignee: Optimum Semiconductor Technologies, Inc.Inventors: Mayan Moudgill, Gary J. Nacer, C. John Glossner, Arthur Joseph Hoane, Paul Hurtley, Murugappan Senthilvelan, Pablo Balzola, Vitaly Kalashnikov, Sitij Agrawal
-
Publication number: 20220179653Abstract: A processor includes a register file comprising a length register, a vector register file comprising a plurality of vector registers, a mask register file comprising a plurality of mask registers, and a vector instruction execution circuit to execute a masked vector instruction comprising a first length register identifier representing the length register, a first vector register identifier representing a first vector register of the vector register file, and a first mask register identifier representing a first mask register of the mask register file, wherein the length register is to store a length value representing a number of operations to be applied to data elements stored in the first vector register, the first mask register is to store a plurality of mask bits, and a first mask bit of the plurality of mask bits determines whether a corresponding first one of the operations causes an effect.Type: ApplicationFiled: September 18, 2019Publication date: June 9, 2022Applicant: Optimum Semiconductor Technologies Inc.Inventors: Mayan MOUDGILL, Murugappan SENTHILVELAN
-
Publication number: 20220137925Abstract: A system and an accelerator circuit including a register file comprising instruction registers to store a trigonometric calculation instruction for evaluating a trigonometric function, and data registers comprising a first data register to store a floating-point input value associated with the trigonometric calculation instruction. The accelerator circuit further includes a determination circuit to identify the trigonometric calculation function and the floating-point input value associated with the trigonometric calculation instruction and determine whether the floating-point input value is in a small value range, and an approximation circuit to responsive to determining that the floating-point input value is in the small value, receive the floating-point input value and calculate an approximation of the trigonometric function with respect to the input value.Type: ApplicationFiled: February 20, 2020Publication date: May 5, 2022Applicant: Optimum Semiconductor Technologies Inc.Inventors: Mayan MOUDGILL, Pablo BALZOLA, Murugappan SENTHIVELAN, Vaidyanathan RAMDURAI, Sitij AGRAWAL
-
Publication number: 20220129262Abstract: A system and an accelerator circuit including a register file comprising instruction registers to store an instruction for evaluating an elementary function, and data registers comprising a first data register to store an input value. The accelerator circuit further includes a successive cumulative rotation circuit comprising a reconfigurable inner stage to perform a successive cumulative rotation recurrence, and a determination circuit to determine a type of the elementary function based on the instruction, and responsive to determining that the input value is a fixed-point number, configure the reconfigurable inner stage to a configuration for evaluating the type of the elementary function, wherein the successive cumulative rotation circuit is to calculate an evaluation of the elementary function using the reconfigurable inner stage performing the successive cumulative rotation recurrence.Type: ApplicationFiled: February 20, 2020Publication date: April 28, 2022Applicant: Optimum Semiconductor Technologies Inc.Inventors: Mayan MOUDGILL, Pablo BALZOLA, Murugappan SENTHIVELAN, Vaidyanathan RAMDURAI, Sitij AGRAWAL
-
Publication number: 20220108148Abstract: A system and an accelerator circuit includes an internal memory to store data received a memory associated with a processor and a filter circuit block comprising a plurality of circuit stripes, each circuit stripe including a filter processor, a plurality of filter circuits, and a slice of the internal memory assigned to the plurality of filter circuits, where the filter processor is to execute a filter instruction to read data values from the internal memory based on a first memory address, for each of the plurality of circuit stripes: load the data values in weight registers and input registers associated with the plurality of filter circuits of the circuit stripe to generate a plurality of filter results, and write a result generated using the plurality of filter circuits in the internal memory at a second memory address.Type: ApplicationFiled: June 18, 2021Publication date: April 7, 2022Applicant: Optimum Semiconductor Technologies Inc.Inventors: Mayan MOUDGILL, John GLOSSNER
-
Patent number: 11157407Abstract: A processor comprising a cache, the cache comprising a cache line, an execution unit to execute an atomic primitive to responsive to executing a read instruction to retrieve a data item from a memory location, cause to store a copy of the data item in the cache line, execute a lock instruction to lock the cache line to the processor, execute at least one instruction while the cache line is locked to the processor, and execute an unlock instruction to cause the cache controller to release the cache line from the processor.Type: GrantFiled: December 14, 2017Date of Patent: October 26, 2021Assignee: Optimum Semiconductor Technologies Inc.Inventors: Mayan Moudgill, A. Joseph Hoane
-
Publication number: 20210319284Abstract: A system and method include an accelerator circuit comprising an input circuit block, a filter circuit block, a post-processing circuit block, and an output circuit block and a processor to initialize the accelerator circuit, determining tasks of a neural network application to be performed by at least one of the input circuit block, the filter circuit block, the post-processing circuit block, or the output circuit block, assign each of the tasks to a corresponding one of the input circuit block, the filter circuit block, the post-processing circuit block, or the output circuit block, instruct the accelerator circuit to perform the tasks, and execute the neural network application based on results received from the accelerator circuit completing performance of the tasks.Type: ApplicationFiled: June 18, 2021Publication date: October 14, 2021Applicant: Optimum Semiconductor Technologies Inc.Inventors: Mayan MOUDGILL, John GLOSSNER
-
Publication number: 20210319283Abstract: A system includes a processor and an accelerator circuit including an input circuit block comprising an input processor to perform first tasks of the neural network application, a filter circuit block comprising a filter processor to perform second tasks of the neural network application, and a plurality of general-purpose filters communicatively coupled to the input circuit block, the filter circuit block, where the input circuit block and the filter circuit block form stages of an execution pipeline, a producer stage is to supply data values to a consumer stage, and operation of the consumer stage is on hold until a start flag stored in a first general-purpose register of the plurality of general-purpose registers to be set by the producer stage.Type: ApplicationFiled: June 18, 2021Publication date: October 14, 2021Applicant: Optimum Semiconductor Technologies Inc.Inventors: Mayan MOUDGILL, John GLOSSNER
-
Patent number: 11144815Abstract: A system includes a memory, a processor, and an accelerator circuit. The accelerator circuit includes an internal memory, an input circuit block, a filter circuit block, a post-processing circuit block, and an output circuit block to concurrently perform tasks of a neural network application assigned to the accelerator circuit by the processor.Type: GrantFiled: December 3, 2018Date of Patent: October 12, 2021Assignee: Optimum Semiconductor Technologies Inc.Inventors: Mayan Moudgill, John Glossner
-
Publication number: 20210311735Abstract: A processor including a vector register file comprising a plurality of vector registers, at least one buffer register, and a vector processing core, communicatively connected to the vector register file and the at least one buffer register, to receive a vector instruction comprising a first identifier representing a first vector register of the plurality of vector registers, and a second identifier representing a second vector register of the plurality of vector registers, wherein the first vector register is a source register and the second vector register is a destination register, execute the vector instruction based on data values stored in the first vector register to generate a result and store the result in the at least one buffer register, and responsive to determining that the second vector register is safe to write, copy the result from the at least one buffer register to the second vector register.Type: ApplicationFiled: August 13, 2019Publication date: October 7, 2021Applicant: Optimum Semiconductor Technologies Inc.Inventors: Mayan MOUDGILL, John GLOSSNER
-
Patent number: 10922267Abstract: A computer processor is disclosed. The computer processor may comprise a vector unit comprising a vector register file comprising at least one register to hold a varying number of elements. The computer processor may further comprise processing logic configured to operate on the varying number of elements in the vector register file using one or more graphics processing instructions. The computer processor may be implemented as a monolithic integrated circuit.Type: GrantFiled: May 21, 2015Date of Patent: February 16, 2021Assignee: Optimum Semiconductor Technologies Inc.Inventors: Mayan Moudgill, Gary J. Nacer, C. John Glossner, Arthur Joseph Hoane, Vitaly Kalashnikov, Sitij Agrawal
-
Patent number: 10908909Abstract: A computer processor may include a plurality of hardware threads. The computer processor may further include state processor logic for a state of a hardware thread. The state processor logic may include per thread logic that contains state that is replicated in each hardware thread of the plurality of hardware threads and common logic that is independent of each hardware thread of the plurality of hardware threads. The computer processor may further include single threaded mode logic to execute instructions in a single threaded mode from only one hardware thread of the plurality of hardware threads. The computer processor may further include second mode logic to execute instructions in a second mode from more than one hardware thread of the plurality of hardware threads simultaneously. The computer processor may further include switching mode logic to switch between the first mode and the second mode.Type: GrantFiled: May 16, 2016Date of Patent: February 2, 2021Assignee: Optimum Semiconductor Technologies Inc.Inventors: Mayan Moudgill, Gary Nacer, C. John Glossner, Arthur Joseph Hoane, Paul Hurtley, Murugappan Senthilvelan
-
Publication number: 20200394495Abstract: A system includes a memory, a processor, and an accelerator circuit. The accelerator circuit includes an internal memory, an input circuit block, a filter circuit block, a post-processing circuit block, and an output circuit block to concurrently perform tasks of a neural network application assigned to the accelerator circuit by the processor.Type: ApplicationFiled: December 3, 2018Publication date: December 17, 2020Applicant: Optimum Semiconductor Technologies Inc.Inventors: Mayan MOUDGILL, John GLOSSNER
-
Patent number: 10846259Abstract: A computer processor is disclosed. The computer processor comprise a vector unit comprising a vector register file comprising at least one vector register to hold a varying number of elements. The computer processor further comprises out-of-order issue logic that holds a pool of vector instructions, selects a vector instruction from the pool, and sends the vector instruction for execution. The vector instruction operates on the varying number of elements of the at least one vector register.Type: GrantFiled: May 21, 2015Date of Patent: November 24, 2020Assignee: Optimum Semiconductor Technologies Inc.Inventors: Mayan Moudgill, Gary J. Nacer, C. John Glossner, Arthur Joseph Hoane, Murugappan Senthilvelan, Pablo Balzola
-
Patent number: 10824586Abstract: A computer processor is disclosed. The computer processor may comprise a vector unit comprising a vector register file comprising at least one register to hold a varying number of elements. The computer processor may further comprise processing logic configured to operate on the varying number of elements in the vector register file using one or more complex arithmetic instructions. The computer processor may be implemented as a monolithic integrated circuit.Type: GrantFiled: May 28, 2015Date of Patent: November 3, 2020Assignee: Optimum Semiconductor Technologies Inc.Inventors: Mayan Moudgill, Gary J. Nacer, C. John Glossner, Arthur Joseph Hoane, Sitij Agrawal
-
Patent number: 10733140Abstract: A computer processor is disclosed. The computer processor may comprises a vector unit comprising a vector register file comprising at least one register to hold a varying number of elements. The computer processor may further comprise processing logic configured to operate on the varying number of elements in the vector register file using one or more instructions that produce results with elements of widths different than that of the input elements. The computer processor may be implemented as a monolithic integrated circuit.Type: GrantFiled: June 1, 2015Date of Patent: August 4, 2020Assignee: OPTIMUM SEMICONDUCTOR TECHNOLOGIES INC.Inventors: Mayan Moudgill, Arthur Joseph Hoane, Paul Hurtley
-
Patent number: 10719451Abstract: A processor includes a translation lookaside buffer (TLB) comprising a plurality of ways, wherein each way is associated with a respective page size, and a processing core, communicatively coupled to the TLB, to execute an instruction associated with a virtual memory page, identify a first way of the plurality of ways, wherein the first way is associated with a first page size, determine an index value using the virtual memory page and the first page size for the first way, determine, using the index value, a first TLB entry of the first way, and translate, using a memory address translation stored in the first TLB entry, the first virtual memory page to a first physical memory page.Type: GrantFiled: January 11, 2018Date of Patent: July 21, 2020Assignee: OPTIMUM SEMICONDUCTOR TECHNOLOGIES INC.Inventors: Mayan Moudgill, A. Joseph Hoane, Lei Wang, Gary Nacer, Aaron G. Milbury, Enrique A. Barria, Paul Hurtley