Patents by Inventor Megan Anneke Wachs
Megan Anneke Wachs has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11861047Abstract: A method of and system for gate-level masking of secret data during a cryptographic process is described. A mask share is determined, wherein a first portion of the mask share includes a first number of zero-values and a second number of one-values, and a second portion of the mask share includes the first number of one-values and the second number of zero-values. Masked data values and the first portion of the mask share are input into a first portion of masked gate logic, and the masked data values and the second portion of the mask share are input into a second portion of the masked gate logic. A first output from the first portion of the masked gate logic and a second output from the second portion of the masked gate logic are identified, wherein either the first output or the second output is a zero-value.Type: GrantFiled: July 11, 2022Date of Patent: January 2, 2024Assignee: Cryptography Research, Inc.Inventors: Andrew John Leiserson, Mark Evan Marson, Megan Anneke Wachs
-
Patent number: 11811908Abstract: Values and a sequence of operations associated with generating a key may be received. A determination may be made as to whether the sequence of operations associated with the key matches an authorized sequence of operations. The key may be outputted when the received sequence of operations matches the authorized sequence of operations and the key may not be outputted when the received sequence of operations does not match the authorized sequence of operations.Type: GrantFiled: February 10, 2020Date of Patent: November 7, 2023Assignee: Cryptography Research, Inc.Inventors: Megan Anneke Wachs, Ambuj Kumar, Benjamin Che-Ming Jun
-
Publication number: 20230353343Abstract: A container corresponding to executable code may be received. In response receiving the container, an assertion value may be stored in an assertion register. A final canary value may be generated based on a cycles combining a prior canary value and a mix value. A determination may be made as to whether the final canary value matches with the assertion value stored in the assertion register. In response to determining that the final canary value matches with the assertion value, one or more privilege registers may be programmed to provide access to hardware resources for the container corresponding to the executable user code.Type: ApplicationFiled: May 26, 2023Publication date: November 2, 2023Inventors: Michael A. Hamburg, Megan Anneke Wachs
-
Patent number: 11664970Abstract: A container corresponding to executable code may be received. In response receiving the container, an assertion value may be stored in an assertion register. A final canary value may be generated based on a cycles combining a prior canary value and a mix value. A determination may be made as to whether the final canary value matches with the assertion value stored in the assertion register. In response to determining that the final canary value matches with the assertion value, one or more privilege registers may be programmed to provide access to hardware resources for the container corresponding to the executable user code.Type: GrantFiled: May 3, 2021Date of Patent: May 30, 2023Assignee: Cryptography Research, Inc.Inventors: Michael A. Hamburg, Megan Anneke Wachs
-
Publication number: 20220405428Abstract: A method of and system for gate-level masking of secret data during a cryptographic process is described. A mask share is determined, wherein a first portion of the mask share includes a first number of zero-values and a second number of one-values, and a second portion of the mask share includes the first number of one-values and the second number of zero-values. Masked data values and the first portion of the mask share are input into a first portion of masked gate logic, and the masked data values and the second portion of the mask share are input into a second portion of the masked gate logic. A first output from the first portion of the masked gate logic and a second output from the second portion of the masked gate logic are identified, wherein either the first output or the second output is a zero-value.Type: ApplicationFiled: July 11, 2022Publication date: December 22, 2022Inventors: Andrew John Leiserson, Mark Evan Marson, Megan Anneke Wachs
-
Patent number: 11386236Abstract: A method of and system for gate-level masking of secret data during a cryptographic process is described. A mask share is determined, wherein a first portion of the mask share includes a first number of zero-values and a second number of one-values, and a second portion of the mask share includes the first number of one-values and the second number of zero-values. Masked data values and the first portion of the mask share are input into a first portion of masked gate logic, and the masked data values and the second portion of the mask share are input into a second portion of the masked gate logic. A first output from the first portion of the masked gate logic and a second output from the second portion of the masked gate logic are identified, wherein either the first output or the second output is a zero-value.Type: GrantFiled: May 31, 2019Date of Patent: July 12, 2022Assignee: Cryptography Research, Inc.Inventors: Andrew John Leiserson, Mark Evan Marson, Megan Anneke Wachs
-
Publication number: 20210359833Abstract: A container corresponding to executable code may be received. In response receiving the container, an assertion value may be stored in an assertion register. A final canary value may be generated based on a cycles combining a prior canary value and a mix value. A determination may be made as to whether the final canary value matches with the assertion value stored in the assertion register. In response to determining that the final canary value matches with the assertion value, one or more privilege registers may be programmed to provide access to hardware resources for the container corresponding to the executable user code.Type: ApplicationFiled: May 3, 2021Publication date: November 18, 2021Inventors: Michael A. Hamburg, Megan Anneke Wachs
-
Patent number: 10999057Abstract: A container corresponding to executable code may be received. In response receiving the container, an assertion value may be stored in an assertion register. A final canary value may be generated based on a cycles combining a prior canary value and a mix value. A determination may be made as to whether the final canary value matches with the assertion value stored in the assertion register. In response to determining that the final canary value matches with the assertion value, one or more privilege registers may be programmed to provide access to hardware resources for the container corresponding to the executable user code.Type: GrantFiled: December 20, 2019Date of Patent: May 4, 2021Assignee: Cryptography Research, Inc.Inventors: Michael A. Hamburg, Megan Anneke Wachs
-
Publication number: 20200304287Abstract: Values and a sequence of operations associated with generating a key may be received. A determination may be made as to whether the sequence of operations associated with the key matches an authorized sequence of operations. The key may be outputted when the received sequence of operations matches the authorized sequence of operations and the key may not be outputted when the received sequence of operations does not match the authorized sequence of operations.Type: ApplicationFiled: February 10, 2020Publication date: September 24, 2020Inventors: Megan Anneke Wachs, Ambuj Kumar, Benjamin Che-Ming Jun
-
Publication number: 20200220709Abstract: A container corresponding to executable code may be received. In response receiving the container, an assertion value may be stored in an assertion register. A final canary value may be generated based on a cycles combining a prior canary value and a mix value. A determination may be made as to whether the final canary value matches with the assertion value stored in the assertion register. In response to determining that the final canary value matches with the assertion value, one or more privilege registers may be programmed to provide access to hardware resources for the container corresponding to the executable user code.Type: ApplicationFiled: December 20, 2019Publication date: July 9, 2020Inventors: Michael A. Hamburg, Megan Anneke Wachs
-
Patent number: 10560260Abstract: Values and a sequence of operations associated with generating a key may be received. A determination may be made as to whether the sequence of operations associated with the key matches an authorized sequence of operations. The key may be outputted when the received sequence of operations matches the authorized sequence of operations and the key may not be outputted when the received sequence of operations does not match the authorized sequence of operations.Type: GrantFiled: February 22, 2019Date of Patent: February 11, 2020Assignee: CRYPTOGRAPHY RESEARCH, INC.Inventors: Megan Anneke Wachs, Ambuj Kumar, Benjamin Che-Ming Jun
-
Patent number: 10523418Abstract: A container corresponding to executable code may be received. In response receiving the container, an assertion value may be stored in an assertion register. A final canary value may be generated based on a cycles combining a prior canary value and a mix value. A determination may be made as to whether the final canary value matches with the assertion value stored in the assertion register. In response to determining that the final canary value matches with the assertion value, one or more privilege registers may be programmed to provide access to hardware resources for the container corresponding to the executable user code.Type: GrantFiled: May 23, 2017Date of Patent: December 31, 2019Assignee: Cryptography Research, Inc.Inventors: Michael A. Hamburg, Megan Anneke Wachs
-
Publication number: 20190273604Abstract: Values and a sequence of operations associated with generating a key may be received. A determination may be made as to whether the sequence of operations associated with the key matches an authorized sequence of operations. The key may be outputted when the received sequence of operations matches the authorized sequence of operations and the key may not be outputted when the received sequence of operations does not match the authorized sequence of operations.Type: ApplicationFiled: February 22, 2019Publication date: September 5, 2019Inventors: Megan Anneke Wachs, Ambuj Kumar, Benjamin Che-Ming Jun
-
Patent number: 10387597Abstract: A first and second set of simulation information of a circuit design may be received. Energy consumption values associated with signals may be calculated for each of the first and second sets of simulation information of the circuit design. The energy consumption values associated with the transitions of the plurality of signals for each time point of a plurality of time points may be aggregated based on when each of the transitions of the signals occurs for each of the first and second sets of simulation information. Furthermore, a possible Differential Power Analysis (DPA) leak may be identified at one of the time points based on a difference in aggregated energy consumption values between the first and second sets of simulation information.Type: GrantFiled: June 20, 2014Date of Patent: August 20, 2019Assignee: Cryptography Research, Inc.Inventors: Megan Anneke Wachs, Hai Lan, Andrew John Leiserson, Joseph William Inkenbrandt, Ralf Michael Schmitt
-
Patent number: 10311255Abstract: A method of and system for gate-level masking of secret data during a cryptographic process is described. A mask share is determined, wherein a first portion of the mask share includes a first number of zero-values and a second number of one-values, and a second portion of the mask share includes the first number of one-values and the second number of zero-values. Masked data values and the first portion of the mask share are input into a first portion of masked gate logic, and the masked data values and the second portion of the mask share are input into a second portion of the masked gate logic. A first output from the first portion of the masked gate logic and a second output from the second portion of the masked gate logic are identified, wherein either the first output or the second output is a zero-value.Type: GrantFiled: December 28, 2016Date of Patent: June 4, 2019Assignee: Cryptography Research, Inc.Inventors: Andrew John Leiserson, Mark Evan Marson, Megan Anneke Wachs
-
Patent number: 10218496Abstract: Values and a sequence of operations associated with generating a key may be received. A determination may be made as to whether the sequence of operations associated with the key matches an authorized sequence of operations. The key may be outputted when the received sequence of operations matches the authorized sequence of operations and the key may not be outputted when the received sequence of operations does not match the authorized sequence of operations.Type: GrantFiled: July 24, 2015Date of Patent: February 26, 2019Assignee: Cryptography Research, Inc.Inventors: Megan Anneke Wachs, Ambuj Kumar, Benjamin Che-Ming Jun
-
Publication number: 20170353318Abstract: A container corresponding to executable code may be received. In response receiving the container, an assertion value may be stored in an assertion register. A final canary value may be generated based on a cycles combining a prior canary value and a mix value. A determination may be made as to whether the final canary value matches with the assertion value stored in the assertion register. In response to determining that the final canary value matches with the assertion value, one or more privilege registers may be programmed to provide access to hardware resources for the container corresponding to the executable user code.Type: ApplicationFiled: May 23, 2017Publication date: December 7, 2017Inventors: Michael A. Hamburg, Megan Anneke Wachs
-
Publication number: 20170154193Abstract: A method of and system for gate-level masking of secret data during a cryptographic process is described. A mask share is determined, wherein a first portion of the mask share includes a first number of zero-values and a second number of one-values, and a second portion of the mask share includes the first number of one-values and the second number of zero-values. Masked data values and the first portion of the mask share are input into a first portion of masked gate logic, and the masked data values and the second portion of the mask share are input into a second portion of the masked gate logic. A first output from the first portion of the masked gate logic and a second output from the second portion of the masked gate logic are identified, wherein either the first output or the second output is a zero-value.Type: ApplicationFiled: December 28, 2016Publication date: June 1, 2017Inventors: Andrew John Leiserson, Mark Evan Marson, Megan Anneke Wachs
-
Publication number: 20170063814Abstract: Values and a sequence of operations associated with generating a key may be received. A determination may be made as to whether the sequence of operations associated with the key matches an authorized sequence of operations. The key may be outputted when the received sequence of operations matches the authorized sequence of operations and the key may not be outputted when the received sequence of operations does not match the authorized sequence of operations.Type: ApplicationFiled: July 24, 2015Publication date: March 2, 2017Inventors: Megan Anneke Wachs, Ambuj Kumar, Benjamin Che-Ming Jun
-
Patent number: 9569616Abstract: A method of and system for gate-level masking of secret data during a cryptographic process is described. A mask share is determined, wherein a first portion of the mask share includes a first number of zero-values and a second number of one-values, and a second portion of the mask share includes the first number of one-values and the second number of zero-values. Masked data values and the first portion of the mask share are input into a first portion of masked gate logic, and the masked data values and the second portion of the mask share are input into a second portion of the masked gate logic. A first output from the first portion of the masked gate logic and a second output from the second portion of the masked gate logic are identified, wherein either the first output or the second output is a zero-value.Type: GrantFiled: December 10, 2014Date of Patent: February 14, 2017Assignee: CRYPTOGRAPHY RESEARCH, INC.Inventors: Andrew John Leiserson, Mark Evan Marson, Megan Anneke Wachs