Patents by Inventor Mehmet Vakif Tazebay
Mehmet Vakif Tazebay has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20220329220Abstract: It is described a transmitter device (100) and a method for transmitting an analog signal (251, 261) via an electric cable (192).Type: ApplicationFiled: April 8, 2022Publication date: October 13, 2022Inventors: Ahmad Chini, Peiqing Wang, Mehmet Vakif Tazebay
-
Patent number: 11025364Abstract: A system to implement a communication line coding scheme using a non-complex bit-to-symbol mapping, a forward error correction (FEC) coding, and an additive bit scrambler after the FEC at the PHY layer is provided. The system may be a part of or implemented by an automobile component. The system may be a PHY device configured to convert data from the MAC layer into 2D-PAM3 symbols that are transmitted across a communication link at a predetermined transmission rate, such as to be compliant with a communication standard. The PHY device may select characteristics of the conversion, such as the FEC coded symbol, based on the target transmission rate. The PHY device may include a transceiver, and may convert the data from MAC layer to PHY layer and back.Type: GrantFiled: October 14, 2019Date of Patent: June 1, 2021Assignee: Avago Technologies International Sales Pte. LimitedInventors: Ba-Zhong Shen, Ahmad Chini, Chung Ming Tu, Mehmet Vakif Tazebay
-
Patent number: 10756882Abstract: A primary device implementing the subject system of link establishment for single pair Ethernet may include at least one processor. The at least one processor may be configured to transmit a first synchronization sequence to a secondary device, detect a second synchronization sequence transmitted by the secondary device, the second synchronization sequence differing from the first synchronization sequence, and after detection of the second synchronization sequence, initiate a training stage, the train stage comprising exchanging training frames with the secondary device. The at least one processor may be further configured to enter a data mode for data transmissions after completion of the training stage, the data transmissions being distinct from the training frames. In the data mode, data may be forward error correction encoded and then scrambled.Type: GrantFiled: August 19, 2019Date of Patent: August 25, 2020Assignee: Avago Technologies International Sales Pte. LimitedInventors: Chung Ming Tu, Peiqing Wang, Ahmad Chini, Yencheng Chen, Mehmet Vakif Tazebay, Bazhong Shen
-
Patent number: 10725522Abstract: In some aspects, the disclosure is directed to methods and systems for a device including a physical interface with electrical connection to a communication channel, and circuitry configured to detect energy received at the physical interface, wait a predetermined length of a time until the beginning of a time slot, monitor the physical interface during the time slot for a predefined pattern from the communication channel, and upon detection of the predefined pattern, transition the device to an increased-power mode.Type: GrantFiled: November 28, 2018Date of Patent: July 28, 2020Assignee: Avago Technologies International Sales Pte. LimitedInventors: Mehmet Vakif Tazebay, Ahmad Chini, Xiaotong Lin
-
Patent number: 10644906Abstract: A transceiver system includes a transmitter circuit having a line driver with a programmable signal level to generate a transmit signal for transmission in an automotive environment over an unshielded-twisted pair (UTP) cable. The transceiver system further includes a physical layer (PHY) receiver. The PHY receiver includes a high-pass filter (HPF), an adaptive feed-forward equalizer (FFE) block and a noise aware adaptation block. The HPF rejects transient noise of a received signal, and the FFE block receives a digital signal and adaptively filters out narrowband continuous wave (CW) noise using an adaptation signal. The digital signal is based on the received signal, and the noise aware adaptation block receives an error signal and generates the adaptation signal. The error signal is generated based on an equalized signal of the FFE block and an estimated signal. The combined transmit and receive circuitry allow lowering emission while rejecting strong receiver automotive noises.Type: GrantFiled: August 3, 2018Date of Patent: May 5, 2020Assignee: Avago Technologies International Sales Pte. LimitedInventors: Ahmad Chini, Peiqing Wang, Mehmet Vakif Tazebay
-
Publication number: 20200052877Abstract: A primary device implementing the subject system of link establishment for single pair Ethernet may include at least one processor. The at least one processor may be configured to transmit a first synchronization sequence to a secondary device, detect a second synchronization sequence transmitted by the secondary device, the second synchronization sequence differing from the first synchronization sequence, and after detection of the second synchronization sequence, initiate a training stage, the train stage comprising exchanging training frames with the secondary device. The at least one processor may be further configured to enter a data mode for data transmissions after completion of the training stage, the data transmissions being distinct from the training frames. In the data mode, data may be forward error correction encoded and then scrambled.Type: ApplicationFiled: August 19, 2019Publication date: February 13, 2020Inventors: Chung Ming TU, Peiqing WANG, Ahmad CHINI, Yencheng CHEN, Mehmet Vakif TAZEBAY, Bazhong SHEN
-
Publication number: 20200044773Abstract: A system to implement a communication line coding scheme using a non-complex bit-to-symbol mapping, a forward error correction (FEC) coding, and an additive bit scrambler after the FEC at the PHY layer is provided. The system may be a part of or implemented by an automobile component. The system may be a PHY device configured to convert data from the MAC layer into 2D-PAM3 symbols that are transmitted across a communication link at a predetermined transmission rate, such as to be compliant with a communication standard. The PHY device may select characteristics of the conversion, such as the FEC coded symbol, based on the target transmission rate. The PHY device may include a transceiver, and may convert the data from MAC layer to PHY layer and back.Type: ApplicationFiled: October 14, 2019Publication date: February 6, 2020Inventors: Ba-Zhong SHEN, Ahmad CHINI, Chung Ming TU, Mehmet Vakif TAZEBAY
-
Publication number: 20200044896Abstract: A transceiver system includes a transmitter circuit having a line driver with a programmable signal level to generate a transmit signal for transmission in an automotive environment over an unshielded-twisted pair (UTP) cable. The transceiver system further includes a physical layer (PHY) receiver. The PHY receiver includes a high-pass filter (HPF), an adaptive feed-forward equalizer (FFE) block and a noise aware adaptation block. The HPF rejects transient noise of a received signal, and the FFE block receives a digital signal and adaptively filters out narrowband continuous wave (CW) noise using an adaptation signal. The digital signal is based on the received signal, and the noise aware adaptation block receives an error signal and generates the adaptation signal. The error signal is generated based on an equalized signal of the FFE block and an estimated signal. The combined transmit and receive circuitry allow lowering emission while rejecting strong receiver automotive noises.Type: ApplicationFiled: August 3, 2018Publication date: February 6, 2020Inventors: Ahmad CHINI, Peiqing WANG, Mehmet Vakif TAZEBAY
-
Patent number: 10554333Abstract: A system to implement a communication line coding scheme using a non-complex bit-to-symbol mapping, a forward error correction (FEC) coding, and an additive bit scrambler after the FEC at the PHY layer is provided. The system may be a part of or implemented by an automobile component. The system may be a PHY device configured to convert data from the MAC layer into 2D-PAM3 symbols that are transmitted across a communication link at a predetermined transmission rate, such as to be compliant with a communication standard. The PHY device may select characteristics of the conversion, such as the FEC coded symbol, based on the target transmission rate. The PHY device may include a transceiver, and may convert the data from MAC layer to PHY layer and back.Type: GrantFiled: October 13, 2017Date of Patent: February 4, 2020Assignee: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITEDInventors: Ba-Zhong Shen, Ahmad Chini, Chung Ming Tu, Mehmet Vakif Tazebay
-
Patent number: 10447431Abstract: A system to implement a communication line coding scheme using a non-complex bit-to-symbol mapping, a forward error correction (FEC) coding, and an additive bit scrambler after the FEC at the PHY layer is provided. The system may be a part of or implemented by an automobile component. The system may be a PHY device configured to convert data from the MAC layer into 2D-PAM3 symbols that are transmitted across a communication link at a predetermined transmission rate, such as to be compliant with a communication standard. The PHY device may select characteristics of the conversion, such as the FEC coded symbol, based on the target transmission rate. The PHY device may include a transceiver, and may convert the data from MAC layer to PHY layer and back.Type: GrantFiled: October 13, 2017Date of Patent: October 15, 2019Assignee: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITEDInventors: Ba-Zhong Shen, Ahmad Chini, Chung Ming Tu, Mehmet Vakif Tazebay
-
Patent number: 10389516Abstract: A primary device implementing the subject system of link establishment for single pair Ethernet may include at least one processor. The at least one processor may be configured to transmit a first synchronization sequence to a secondary device, detect a second synchronization sequence transmitted by the secondary device, the second synchronization sequence differing from the first synchronization sequence, and after detection of the second synchronization sequence, initiate a training stage, the train stage comprising exchanging training frames with the secondary device. The at least one processor may be further configured to enter a data mode for data transmissions after completion of the training stage, the data transmissions being distinct from the training frames. In the data mode, data may be forward error correction encoded and then scrambled.Type: GrantFiled: July 3, 2018Date of Patent: August 20, 2019Assignee: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITEDInventors: Chung Ming Tu, Peiqing Wang, Ahmad Chini, Yencheng Chen, Mehmet Vakif Tazebay, Bazhong Shen
-
Publication number: 20190094940Abstract: In some aspects, the disclosure is directed to methods and systems for a device including a physical interface with electrical connection to a communication channel, and circuitry configured to detect energy received at the physical interface, wait a predetermined length of a time until the beginning of a time slot, monitor the physical interface during the time slot for a predefined pattern from the communication channel, and upon detection of the predefined pattern, transition the device to an increased-power mode.Type: ApplicationFiled: November 28, 2018Publication date: March 28, 2019Inventors: Mehmet Vakif TAZEBAY, Ahmad Chini, Xiaotong LIN
-
Patent number: 10211881Abstract: Systems and methods for implementing an Energy-Efficient Ethernet (EEE) communication are provided. In some aspects, a method includes identifying an EEE signal configured to be communicated via a first set of wires. The method also includes processing the EEE signal such that the processed EEE signal is configured to be communicated via a second set of wires. The second set of wires including fewer wires than the first set of wires. The method also includes communicating the processed EEE signal via the second set of wires.Type: GrantFiled: August 9, 2013Date of Patent: February 19, 2019Assignee: Avago Technologies International Sales PTE. LimitedInventors: Peiqing Wang, Linghsiao Wang, Mehmet Vakif Tazebay
-
Patent number: 10156885Abstract: In some aspects, the disclosure is directed to methods and systems for a device including a physical interface with electrical connection to a communication channel, and circuitry configured to detect energy received at the physical interface, wait a predetermined length of a time until the beginning of a time slot, monitor the physical interface during the time slot for a predefined pattern from the communication channel, and upon detection of the predefined pattern, transition the device to an increased-power mode.Type: GrantFiled: April 6, 2015Date of Patent: December 18, 2018Assignee: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITEDInventors: Mehmet Vakif Tazebay, Ahmad Chini, Xiaotong Lin
-
Patent number: 10135626Abstract: A circuit for power on data line (PoDL) injection includes a power source, a first and a second coupling component, and an interface. The power source provides one or more DC voltage levels. The first coupling component couples the power source to an interface for coupling to a transmission medium. An Ethernet device is coupled through the second coupling component to the interface. The first coupling component is a balanced component, and the Ethernet device is isolated from the power source via a pair of DC blocking capacitors connected between the first coupling component and the second coupling component.Type: GrantFiled: April 13, 2016Date of Patent: November 20, 2018Assignee: Avago Technologies General IP (Singapore) PTE. LTD.Inventors: Neven Pischl, Ahmad Chini, Sesha Panguluri, Mehmet Vakif Tazebay, Mohammad Tabatabai
-
Publication number: 20180331819Abstract: A primary device implementing the subject system of link establishment for single pair Ethernet may include at least one processor. The at least one processor may be configured to transmit a first synchronization sequence to a secondary device, detect a second synchronization sequence transmitted by the secondary device, the second synchronization sequence differing from the first synchronization sequence, and after detection of the second synchronization sequence, initiate a training stage, the train stage comprising exchanging training frames with the secondary device. The at least one processor may be further configured to enter a data mode for data transmissions after completion of the training stage, the data transmissions being distinct from the training frames. In the data mode, data may be forward error correction encoded and then scrambled.Type: ApplicationFiled: July 3, 2018Publication date: November 15, 2018Inventors: Chung Ming TU, Peiqing WANG, Ahmad CHINI, Yencheng CHEN, Mehmet Vakif TAZEBAY, Bazhong SHEN
-
Patent number: 10027471Abstract: A primary device implementing the subject system of link establishment for single pair Ethernet may include at least one processor circuit. The at least one processor circuit may be configured to transmit a first synchronization sequence to a secondary device and to subsequently detect a second synchronization sequence, different than the first, transmitted by the secondary device. The synchronization sequences may be pseudo-noise sequences that have strong autocorrelation characteristics. The at least one processor circuit may be configured to wait a predetermined amount of time after completing the detection of the second synchronization sequence, and then may initiate a training stage. The training stage may include exchanging scrambler states of additive scramblers used by the primary and secondary devices. The at least one processor circuit may be configured to enter a data mode upon completion of training. In the data mode, data is forward error correction encoded and then scrambled.Type: GrantFiled: July 9, 2015Date of Patent: July 17, 2018Assignee: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.Inventors: Chung Ming Tu, Peiqing Wang, Ahmad Chini, Yencheng Chen, Mehmet Vakif Tazebay, Bazhong Shen
-
Publication number: 20180041304Abstract: A system to implement a communication line coding scheme using a non-complex bit-to-symbol mapping, a forward error correction (FEC) coding, and an additive bit scrambler after the FEC at the PHY layer is provided. The system may be a part of or implemented by an automobile component. The system may be a PHY device configured to convert data from the MAC layer into 2D-PAM3 symbols that are transmitted across a communication link at a predetermined transmission rate, such as to be compliant with a communication standard. The PHY device may select characteristics of the conversion, such as the FEC coded symbol, based on the target transmission rate. The PHY device may include a transceiver, and may convert the data from MAC layer to PHY layer and back.Type: ApplicationFiled: October 13, 2017Publication date: February 8, 2018Inventors: Ba-Zhong SHEN, Ahmad CHINI, Chung Ming TU, Mehmet Vakif TAZEBAY
-
Publication number: 20180041303Abstract: A system to implement a communication line coding scheme using a non-complex bit-to-symbol mapping, a forward error correction (FEC) coding, and an additive bit scrambler after the FEC at the PHY layer is provided. The system may be a part of or implemented by an automobile component. The system may be a PHY device configured to convert data from the MAC layer into 2D-PAM3 symbols that are transmitted across a communication link at a predetermined transmission rate, such as to be compliant with a communication standard. The PHY device may select characteristics of the conversion, such as the FEC coded symbol, based on the target transmission rate. The PHY device may include a transceiver, and may convert the data from MAC layer to PHY layer and back.Type: ApplicationFiled: October 13, 2017Publication date: February 8, 2018Inventors: Ba-Zhong SHEN, Ahmad CHINI, Chung Ming TU, Mehmet Vakif TAZEBAY
-
Patent number: 9819444Abstract: A system to implement a communication line coding scheme using a non-complex bit-to-symbol mapping, a forward error correction (FEC) coding, and an additive bit scrambler after the FEC at the PHY layer is provided. The system may be a part of or implemented by an automobile component. The system may be a PHY device configured to convert data from the MAC layer into 2D-PAM3 symbols that are transmitted across a communication link at a predetermined transmission rate, such as to be compliant with a communication standard. The PHY device may select characteristics of the conversion, such as the FEC coded symbol, based on the target transmission rate. The PHY device may include a transceiver, and may convert the data from MAC layer to PHY layer and back.Type: GrantFiled: May 6, 2015Date of Patent: November 14, 2017Assignee: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.Inventors: Ba-Zhong Shen, Ahmad Chini, Chung Ming Tu, Mehmet Vakif Tazebay