Patents by Inventor Mei-Ling Lin
Mei-Ling Lin has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
SYNBIOTIC COMPRISING MIRACLE FRUIT AND PROBIOTICS, TABLET THEREOF, AND METHOD FOR PREPARING THE SAME
Publication number: 20180116268Abstract: Provided is a method for preparation of a synbiotic having miracle fruit and probiotics, including the following steps: (1) preparing miracle fruit and mixing the miracle fruit with water to obtain a miracle fruit solution; (2) adjusting a pH value of the miracle fruit solution to range from 5 to 8; (3) adding milk powder to the miracle fruit solution after adjusting the pH value to obtain a miracle fruit matrix; and (4) culturing the miracle fruit matrix and the probiotics to obtain the synbiotic having the miracle fruit and the probiotics. Also provided is the synbiotic having miracle fruit and probiotics prepared by the abovementioned method. Also provided is a tablet of synbiotic having miracle fruit and probiotics comprising synbiotic powder, a first fruit powder, and an excipient. The synbiotic having miracle fruit and probiotics can significantly increase SOD-like activity for anti-oxidation.Type: ApplicationFiled: October 25, 2017Publication date: May 3, 2018Inventor: Mei-Ling Lin -
Publication number: 20150134900Abstract: Disclosed herein are system, method, and computer program product embodiments for storing and accessing data in a shared disk database system using a timestamp range to improve cache efficiency. An embodiment operates by retrieving, by a node, from a shared storage. a blockmap identity and a root page associated with a data request, based on a determination that the blockmap identity associated with a data request is present in a cache. The embodiment continues, retrieving, by the node, the logical page by copying a stored logical page from the shared storage and setting a lower timestamp value of the logical page to a timestamp associated with the stored logical page and an upper timestamp value of the logical page to a timestamp associated with the data request, based on a determination that the logical page is not present in the cache.Type: ApplicationFiled: November 8, 2013Publication date: May 14, 2015Inventors: Mei-Ling LIN, Blaine FRENCH
-
Patent number: 8902299Abstract: In a method for adjusting a viewing angle of 3D images using an electronic device, the electronic device includes a distance sensor, a camera lens and a 3D display screen. The distance sensor senses a distance between a viewer and the 3D display screen, and the camera lens to capture a digital image of the viewer. The method calculates a viewing angle of the viewer according to the distance and a displacement between the viewer and the 3D display screen, and calculates an angle difference between the viewing angle of the viewer and a viewing angle range of the 3D display screen. The method further adjusts a viewing angle of a 3D image according to the angle difference, and displays the 3D image on the 3D display screen according to the viewing angle of the 3D image.Type: GrantFiled: December 10, 2011Date of Patent: December 2, 2014Assignee: Chi Mei Communication Systems, Inc.Inventors: Chih-Ching Tsai, Mei-Ling Lin
-
Publication number: 20120236118Abstract: In a method for adjusting a viewing angle of 3D images using an electronic device, the electronic device includes a distance sensor, a camera lens and a 3D display screen. The distance sensor senses a distance between a viewer and the 3D display screen, and the camera lens to capture a digital image of the viewer. The method calculates a viewing angle of the viewer according to the distance and a displacement between the viewer and the 3D display screen, and calculates an angle difference between the viewing angle of the viewer and a viewing angle range of the 3D display screen. The method further adjusts a viewing angle of a 3D image according to the angle difference, and displays the 3D image on the 3D display screen according to the viewing angle of the 3D image.Type: ApplicationFiled: December 10, 2011Publication date: September 20, 2012Applicant: CHI MEI COMMUNICATION SYSTEMS, INC.Inventors: CHIH-CHING TSAI, MEI-LING LIN
-
Publication number: 20110308021Abstract: A pipe deburrer with replaceable tool head comprises a working end the tool head of which can be replaced as desired, and the working end is provided with a control element to control the tool head to engage with or disengage from the inserting groove of the working end, thus improving the convenience in use, increasing the working efficiency while reducing the tool cost.Type: ApplicationFiled: June 22, 2010Publication date: December 22, 2011Inventors: Kuo-Shen Yang, Mei-Ling Lin
-
Patent number: 8035476Abstract: The present invention relates to a chip resistor and method for making the same. The chip resistor includes a substrate, a pair of bottom electrodes, a resistive film, a pair of main upper electrodes, a first protective coat, a pair of barrier layers, a second protective coat, a pair of side electrodes and at least one plated layer. The first protective coat is disposed over the resistive film, and covers part of the main upper electrodes. The barrier layers are disposed on the main upper electrodes, and cover part of the first protective coat. The second protective coat is disposed on the first protective coat, and covers part of the barrier layers. The plated layers cover the barrier layers, the bottom electrodes and the side electrodes. As a result, the chip resistor features high corrosion resistance.Type: GrantFiled: April 23, 2009Date of Patent: October 11, 2011Assignee: Yageo CorporationInventors: Chih-Chung Yang, Wen-Fon Wu, Mei-Ling Lin, Wen-Cheng Wu, Tsai-Hu Chen, Wen-Hsing Kong
-
Publication number: 20110234365Abstract: The present invention relates to a chip resistor having low resistance and a method for manufacturing the same. The chip resistor includes a substrate, a resistive layer, a pair of conducting layers and at least one protective layer. The substrate has a first surface. The resistive layer is disposed on the first surface of the substrate. The conducting layers are disposed adjacent to the first surface of the substrate. The at least one protective layer is disposed on the resistive layer or the conducting layers. As a result, the resistive layer has a precise pattern, and the duration of sputtering is reduced, thereby improving yield rate and efficiency while reducing manufacturing cost.Type: ApplicationFiled: February 11, 2011Publication date: September 29, 2011Applicant: YAGEO CORPORATIONInventors: CHIH-CHUNG YANG, MEI-LING LIN, IAN-WEI CHIAN, YA-TANG HU, CHIN-YUAN TSENG
-
Publication number: 20110089025Abstract: The present invention relates to a method for manufacturing a chip resistor having a low resistance. The method includes the following steps: (a) providing a substrate having a top surface; (b) sputtering a conducting layer directly on the top surface of the substrate, so that the conducting layer and the substrate contact each other, wherein the material of the conducting layer comprises nickel or copper; and (c) plating at least one metal layer directly on the conducting layer, so that the metal layer and the conducting layer contact each other, wherein the material of the metal layer comprises nickel or copper, and the conducting layer and the metal layer provide a resistive layer. As a result, the resistive layer has a precise pattern, and the duration of sputtering is reduced, so the yield rate and the efficiency are improved and the manufacturing cost is cut down.Type: ApplicationFiled: October 20, 2009Publication date: April 21, 2011Applicant: YAGEO CORPORATIONInventors: Chih-Chung Yang, Mei-Ling Lin, Ian-Wei Chian, Wen-Cheng Wu, Wen-Hsiang Kong, Tsai-Hu Chen
-
Publication number: 20100201477Abstract: The present invention relates to a chip resistor and method for making the same. The chip resistor includes a substrate, a pair of bottom electrodes, a resistive film, a pair of main upper electrodes, a first protective coat, a pair of barrier layers, a second protective coat, a pair of side electrodes and at least one plated layer. The first protective coat is disposed over the resistive film, and covers part of the main upper electrodes. The barrier layers are disposed on the main upper electrodes, and cover part of the first protective coat. The second protective coat is disposed on the first protective coat, and covers part of the barrier layers. The plated layers cover the barrier layers, the bottom electrodes and the side electrodes. As a result, the chip resistor features high corrosion resistance.Type: ApplicationFiled: April 23, 2009Publication date: August 12, 2010Applicant: YAGEO CORPORATIONInventors: Chih-Chung Yang, Wen-Fon Wu, Mei-Ling Lin, Wen-Cheng Wu, Tsai-Hu Chen, Wen-Hsing Kong
-
Patent number: 7214319Abstract: The present invention refers to a method of separating casein from animal milk, especially, after defatting the animal milk as the pretreatment, the processing of the defatted milk aforesaid through a ceramic filtration membrane to remove the casein in the milk. The pretreatment process of separating the casein from the milk is then complemented by other processes of purification, so as to obtain the target protein of higher purity.Type: GrantFiled: November 19, 2003Date of Patent: May 8, 2007Assignee: Animal Technology Institute TaiwanInventors: Chon Ho Yen, Mei Ling Lin
-
Patent number: 7123267Abstract: An additional data transmission channel is provided between the north bridge chip and the system memory when the graphic accelerator is integrated into the north bridge chip. The additional data transmission channel can be similar to the existent data transmission channel between the north bridge chip and the system memory for providing extensive data transmission bandwidth. Alternatively, the additional data transmission channel can be specific to the communication between the graphic accelerator in the north bridge chip and the frame buffer in the system memory.Type: GrantFiled: July 29, 2003Date of Patent: October 17, 2006Assignee: Via Technologies, Inc.Inventors: Chih-Yuan Liu, Chi-Hsin Lin, Mei-Ling Lin, Chia-Hsing Yu
-
Patent number: 6874186Abstract: An improved life-saving hammer structure. The structure mainly includes left and right housings, a hammer head, a counterweight block, and a blade wherein the left and right housings are counterparts to be engaged for the hammer head and the counterweight block to be encased thereto via a pair of left and right transverse arc coupling heads disposed at the upper section thereof. The left and right housings also include a middle section with a multiple of equidistant engaging holes disposed thereon, and a staged lower section with a left and a right handles of unequal lengthy extending downwards at the bottom thereof respectively. The left and right handles are equipped with staged stop flanges for left and right cover bodies to be engaged therein respectively.Type: GrantFiled: August 27, 2002Date of Patent: April 5, 2005Inventor: Mei-Ling Lin
-
Publication number: 20040251202Abstract: The present invention refers to a method of separating casein from animal milk, especially, after defatting the animal milk as the pretreatment, the processing of the defatted milk aforesaid through a ceramic filtration membrane to remove the casein in the milk. The pretreatment process of separating the casein from the milk is then complemented by other processes of purification, so as to obtain the target protein of higher purity.Type: ApplicationFiled: November 19, 2003Publication date: December 16, 2004Applicant: ANIMAL TECHNOLOGY INSTITUTE TAIWANInventors: Chon-Ho Yen, Mei-Ling Lin
-
Publication number: 20040057298Abstract: An additional data transmission channel is provided between the north bridge chip and the system memory when the graphic accelerator is integrated into the north bridge chip. The additional data transmission channel can be similar to the existent data transmission channel between the north bridge chip and the system memory for providing extensive data transmission bandwidth. Alternatively, the additional data transmission channel can be specific to the communication between the graphic accelerator in the north bridge chip and the frame buffer in the system memory.Type: ApplicationFiled: July 29, 2003Publication date: March 25, 2004Inventors: Chih-Yuan Liu, Chi-Hsin Lin, Mei-Ling Lin, Chia-Hsing Yu
-
Publication number: 20040040094Abstract: An improved life-saving hammer structure mainly includes a left and a right housings, a hammer head, a counterweight block, and a blade wherein said left and right housings are counterparts to be engaged for said hammer head and said counterweight block to be encased thereto via a pair of left and right transverse arc coupling heads disposed at the upper section thereof. Said left and right housings also include a middle section with a multiple of equidistant engaging holes disposed thereon, and a staged lower section with a left and a right handles of unequal length extending downwards at the bottom thereof respectively. Said left and right handles thereof are equipped with staged stop flanges for a left and a right cover bodies to be engaged therein respectively. Said blade is fixed to a vertical receiving slot of said left handle at one side, and led through a clearance disposed at the center of said left cover body thereof at the other side.Type: ApplicationFiled: August 27, 2002Publication date: March 4, 2004Inventor: Mei-Ling Lin
-
Patent number: D927481Type: GrantFiled: November 19, 2019Date of Patent: August 10, 2021Assignee: FSP TECHNOLOGY INC.Inventors: Mei-Ling Lin, Li Kuan
-
Patent number: D1024061Type: GrantFiled: February 25, 2021Date of Patent: April 23, 2024Assignee: FSP TECHNOLOGY INC.Inventors: Li Kuan, Mei-Ling Lin